# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current 

## General Description

The MAX16935 is a 3.5A current-mode step-down converter with integrated high-side and low-side MOSFETs designed to operate with an external Schottky diode for better efficiency. The low-side MOSFET enables fixed-frequency forced-PWM (FPWM) operation under light-load applications. The device operates with input voltages from 3.5 V to 36 V , while using only $28 \mu \mathrm{~A}$ quiescent current at no load. The switching frequency is resistor programmable from 220 kHz to 2.2 MHz and can be synchronized to an external clock. The device's output voltage is available as 5 V fixed or adjustable from 1 V to 10 V . The wide input voltage range along with its ability to operate at $98 \%$ duty cycle during undervoltage transients make the device ideal for automotive and industrial applications.
Under light-load applications, the FSYNC logic input allows the device to either operate in skip mode for reduced current consumption or fixed-frequency FPWM mode to eliminate frequency variation to minimize EMI. Fixed-frequency FPWM mode is extremely useful for power supplies designed for RF transceivers where tight emission control is necessary. Protection features include cycle-by-cycle current limit and thermal shutdown with automatic recovery. Additional features include a power-good monitor to ease power-supply sequencing and a $180^{\circ}$ out-of-phase clock output relative to the internal oscillator at SYNCOUT to create cascaded power supplies with multiple devices.
The device operates over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range and is available in a 16-pin TSSOP-EP package.

Features


Applications
Point-of-Load Applications
Distributed DC Power Systems
Navigation and Radio Head Units

Ordering Information/Selector Guide and Typical Application Circuit appear at end of data sheet.

# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8} \mu \mathrm{A}$ Quiescent Current 

## ABSOLUTE MAXIMUM RATINGS

| SUP, SUPSW, LX, EN to PGND | -0.3 V to +42 V |
| :---: | :---: |
| SUP to SUPSW | -0.3V to +0.3V |
| BIAS to AGND | -0.3V to +6V |
| SYNCOUT, FOSC, COMP, FSYNC, PGOOD, FB to AGND | -0.3V to ( $\mathrm{V}_{\text {BIAS }}+0.3 \mathrm{~V}$ ) |
| OUT to PGND.. | ....-0.3V to +12V |
| BST to LX.. | -0.3V to +6V |
| AGND to PGND | -0.3V to +0.3 V |
| LX Continuous RMS Curr |  |

*As per JEDEC51 standard (multilayer board).


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP
Junction-to-Ambient Thermal Resistance $\left(\theta_{\mathrm{JAA}}\right) \ldots . . . .38 .3^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right) . . . . . . . . . . . .3^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

$\left(V_{S U P}=V_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=14 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BIAS}}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega\right.$, $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {SUP, }} \mathrm{V}_{\text {SUPSW }}$ |  | 3.5 |  | 36 | V |
| Load Dump Event Supply Voltage | VSUP_LD | tLD $<1 s$ |  |  | 42 | V |
| Supply Current | ISUP_STANDBY | Standby mode, no load, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, $V_{F S Y N C}=0 V$ |  | 28 | 40 | $\mu \mathrm{A}$ |
| Shutdown Supply Current | $I_{\text {SHDN }}$ | $V_{\text {EN }}=0 \mathrm{~V}$ |  | 5 | 10 | $\mu \mathrm{A}$ |
| BIAS Regulator Voltage | $V_{\text {BIAS }}$ | $\begin{aligned} & V_{\text {SUP }}=V_{\text {SUPSW }}=6 \mathrm{~V} \text { to } 42 \mathrm{~V}, \\ & \mathrm{I}_{\text {BIAS }}=0 \text { to } 10 \mathrm{~mA} \end{aligned}$ | 4.7 | 5 | 5.4 | V |
| BIAS Undervoltage Lockout | VUVBIAS | $V_{\text {BIAS }}$ rising | 2.95 | 3.15 | 3.40 | V |
| BIAS Undervoltage Lockout Hysteresis |  |  |  | 450 | 650 | mV |
| Thermal Shutdown Threshold |  |  |  | +175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Threshold Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| OUTPUT VOLTAGE (OUT) |  |  |  |  |  |  |
| FPWM Mode Output Voltage | Vout | $V_{F B}=V_{\text {BIAS }} 6 \mathrm{~V}<\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V},$ fixed-frequency mode (Notes 2, 3) | 4.9 | 5 | 5.1 | V |

## 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{S U P}=V_{S U P S W}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BIAS}}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega\right.$, $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Skip Mode Output Voltage | VOUT_SKIP | No load, $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}$, skip mode (Note 4) | 4.9 | 5 | 5.15 | V |
| Load Regulation |  | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}, 300 \mathrm{~mA}<I_{\text {LOAD }}<3.5 \mathrm{~A}$ |  | 0.5 |  | \% |
| Line Regulation |  | $\begin{aligned} & \mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}, 6 \mathrm{~V}<\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V} \text { (Note } \\ & \text { 3) } \end{aligned}$ |  | 0.02 |  | \%/V |
| BST Input Current | IBST_ON | High-side MOSFET on, $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}$ | 1 | 1.5 | 2 | mA |
|  | IBST_OFF | High-side MOSFET off, $\mathrm{V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 5 | $\mu \mathrm{A}$ |
| LX Current Limit | lLX | Peak inductor current | 4.2 | 5.2 | 6.2 | A |
| LX Rise Time |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ |  | 4 |  | ns |
| Skip Mode Current Threshold | ISKIP_TH | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 150 | 300 | 400 | mA |
| Spread Spectrum |  | Spread spectrum enabled | fosc $\pm 6 \%$ |  |  |  |
| High-Side Switch On-Resistance | RON_H | $\mathrm{I}_{\mathrm{LX}}=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ |  | 100 | 220 | $\mathrm{m} \Omega$ |
| High-Side Switch Leakage Current |  | High-side MOSFET off, $\mathrm{V}_{\text {SUP }}=36 \mathrm{~V}$, $V_{L X}=0 V, T_{A}=+25^{\circ} \mathrm{C}$ |  | 1 | 3 | $\mu \mathrm{A}$ |
| Low-Side Switch On-Resistance | RON_L | $\mathrm{I}_{\mathrm{LX}}=0.2 \mathrm{~A}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ |  | 1.5 | 3 | $\Omega$ |
| Low-Side Switch Leakage Current |  | $\mathrm{V}_{L X}=36 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| TRANSCONDUCTANCE AMPLIFIER (COMP) |  |  |  |  |  |  |
| FB Input Current | $\mathrm{I}_{\text {FB }}$ |  |  | 20 | 100 | nA |
| FB Regulation Voltage | $V_{\text {FB }}$ | FB connected to an external resistor divider, 6V < V SUPSW < 36V (Note 5) | 0.99 | 1.0 | 1.015 | V |
| FB Line Regulation | $\Delta \mathrm{V}_{\text {LINE }}$ | 6 V < $\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V}$ |  | 0.02 |  | \%/V |
| Transconductance (from FB to COMP) | $g_{m}$ | $V_{F B}=1 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=5 \mathrm{~V}$ |  | 700 |  | $\mu \mathrm{S}$ |
| Minimum On-Time | ton_MIN | (Note 4) |  | 80 |  | ns |
| Maximum Duty Cycle | $\mathrm{DC}_{\text {MAX }}$ |  |  | 98 |  | \% |
| OSCILLATOR FREQUENCY |  |  |  |  |  |  |
| Oscillator Frequency |  | $\mathrm{R}_{\text {FOSC }}=73.2 \mathrm{k} \Omega$ | 340 | 400 | 460 | kHz |
|  |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ | 2.0 | 2.2 | 2.4 | MHz |
| EXTERNAL CLOCK INPUT (FSYNC) |  |  |  |  |  |  |
| External Input Clock Acquisition time | $\mathrm{t}_{\text {FSYNC }}$ |  |  | 1 |  | Cycles |
| External Input Clock Frequency |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ ( Note 6) | 1.8 |  | 2.6 | MHz |

## 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{S U P}=V_{S U P S W}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BIAS}}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega\right.$, $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Input Clock High Threshold | VFSYNC_HI | $V_{\text {FSYNC }}$ rising | 1.4 |  |  | V |
| External Input Clock Low Threshold | VFSYNC_LO | $V_{\text {FSYNC }}$ falling |  |  | 0.4 | V |
| Soft-Start Time | tss |  | 5.6 | 8 | 12 | ms |
| ENABLE INPUT (EN) |  |  |  |  |  |  |
| Enable Input High Threshold | $\mathrm{V}_{\text {EN_HI }}$ |  | 2.4 |  |  | V |
| Enable Input Low Threshold | $\mathrm{V}_{\text {EN_LO }}$ |  |  |  | 0.6 |  |
| Enable Threshold Voltage Hysteresis | $\mathrm{V}_{\text {EN_HYS }}$ |  |  | 0.2 |  | V |
| Enable Input Current | IEN | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| POWER GOOD (PGOOD) |  |  |  |  |  |  |
| PGOOD Switching Level | $\mathrm{V}_{\text {TH_RISING }}$ | $\mathrm{V}_{\mathrm{FB}}$ rising, $\mathrm{V}_{\mathrm{PGOOD}}=$ high | 93 | 95 | 97 | \% $\mathrm{V}_{\text {FB }}$ |
|  | $\mathrm{V}_{\text {TH_FALLING }}$ | $\mathrm{V}_{\mathrm{FB}}$ falling, $\mathrm{V}_{\text {PGOOD }}=$ low | 90 | 92 | 94 |  |
| PGOOD Debounce Time |  |  | 10 | 25 | 50 | $\mu \mathrm{s}$ |
| PGOOD Output Low Voltage |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| PGOOD Leakage Current |  | $\mathrm{V}_{\text {OUT }}$ in regulation, $\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| SYNCOUT Low Voltage |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| SYNCOUT Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| FSYNC Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| OVERVOLTAGE PROTECTION |  |  |  |  |  |  |
| Overvoltage Protection Threshold |  | $\mathrm{V}_{\text {OUT }}$ rising (monitored at FB pin) |  | 105 |  | \% |
|  |  | $V_{\text {OUT }}$ falling (monitored at FB pin) |  |  |  |  |

Note 2: Device not in dropout condition.
Note 3: Filter circuit required, see the Typical Application Circuit.
Note 4: Guaranteed by design; not production tested.
Note 5: FB regulation voltage is $1 \%, 1.01 \mathrm{~V}(\max )$, for $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$.
Note 6: Contact the factory for SYNC frequency outside the specified range.

# 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current 

Typical Operating Characteristics
$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FYSNC}}=0 \mathrm{~V}, \mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.$)$


fSW vs. TEMPERATURE


EFFICIENCY vs. LOAD CURRENT

fsw vs. LOAD CURRENT


SWITCHING FREQUENCY vs. RFOSC


Vout load regulation

fSW vs. LOAD CURRENT


SUPPLY CURRENT vs. SUPPLY VOLTAGE


## 36V, 3.5A, 2.2MHz Step-Down Converter with 284A Quiescent Current <br> Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FYSNC}}=0 \mathrm{~V}, \mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.$)$


# 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current <br> Typical Operating Characteristics (continued) 

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FYSNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.$)$


# 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current 

Pin Configurations


Pin Descriptions

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | SYNCOUT | Open-Drain Clock Output. SYNCOUT outputs $180^{\circ}$ out-of-phase signal relative to the internal oscillator. <br> Connect to OUT with a resistor between $100 \Omega$ and $1 \mathrm{k} \Omega$ for 2 MHz operation. For low frequency <br> operation, use a resistor between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$. |
| 2 | FSYNC | Synchronization Input. The device synchronizes to an external signal applied to FSYNC. Connect <br> FSYNC to AGND to enable skip mode operation. Connect to BIAS or to an external clock to enable <br> fixed-frequency forced PWM mode operation. |
| 3 | FOSC | Resistor-Programmable Switching Frequency Setting Control Input. Connect a resistor from FOSC to <br> AGND to set the switching frequency. |
| 4 | OUT | Switching Regulator Output. OUT also provides power to the internal circuitry when the output voltage <br> of the converter is set between 3V to 5V during standby mode. |
| 5 | FB | Feedback Input. Connect an external resistive divider from OUT to FB and AGND to set the output <br> voltage. Connect to BIAS to set the output voltage to 5V. |
| 6 | COMP | Error Amplifier Output. Connect an RC network from COMP to AGND for stable operation. See the <br> Compensation Network section for more information. |
| 7 | BIAS | Linear Regulator Output. BIAS powers up the internal circuitry. Bypass with a 1uF capacitor to ground. |
| 8 | AGND | Analog Ground |
| 9 | BST | High-Side Driver Supply. Connect a 0.22 <br> proper operation. capacitor between LX and BST for |
| 10 | EN | SUP Voltage Compatible Enable Input. Drive EN low to disable the device. Drive EN high to enable the <br> device. |
| 11 | SUP | Voltage Supply Input. SUP powers up the internal linear regulator. Bypass SUP to PGND with a 4.7 7 F <br> ceramic capacitor. |

# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current 

Pin Descriptions (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 12 | SUPSW | Internal High-Side Switch Supply Input. SUPSW provides power to the internal switch. Bypass SUPSW <br> to PGND with $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ ceramic capacitors. |
| 13,14 | LX | Inductor Switching Node. Connect a Schottky diode between LX and AGND. |
| 15 | PGND | Power Ground |
| 16 | PGOOD | Open-Drain, Power-Good Output. PGOOD asserts when V ${ }_{\text {OUT }}$ is above $95 \%$ regulation point. PGOOD <br> goes low when $V_{\text {OUT }}$ is below 92\% regulation point. |
| - | EP | Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power <br> dissipation. Do not use as the only IC ground connection. EP must be connected to PGND. |

## Detailed Description

The MAX16935 is a 3.5 A current-mode step-down converter with integrated high-side and low-side MOSFETs designed to operate with an external Schottky diode for better efficiency. The low-side MOSFET enables fixed-frequency forced-PWM (FPWM) operation under light-load applications. The device operates with input voltages from 3.5 V to 36 V , while using only $28 \mu \mathrm{~A}$ quiescent current at no load. The switching frequency is resistor programmable from 220 kHz to 2.2 MHz and can be synchronized to an external clock. The output voltage is available as 5 V fixed or adjustable from 1 V to 10 V . The wide input voltage range along with its ability to operate at $98 \%$ duty cycle during undervoltage transients make the device ideal for automotive and industrial applications.
Under light-load applications, the FSYNC logic input allows the device to either operate in skip mode for reduced current consumption or fixed-frequency FPWM mode to eliminate frequency variation to minimize EMI. Fixed frequency FPWM mode is extremely useful for power supplies designed for RF transceivers where tight emission control is necessary. Protection features include cycle-by-cycle current limit, overvoltage protection, and thermal shutdown with automatic recovery. Additional features include a powergood monitor to ease power-supply sequencing and a $180^{\circ}$ out-of-phase clock output relative to the internal oscillator at SYNCOUT to create cascaded power supplies with multiple devices.

Wide Input Voltage Range
The device includes two separate supply inputs (SUP and SUPSW) specified for a wide 3.5 V to 36 V input voltage range. $V_{\text {SUP }}$ provides power to the device and $V_{\text {SUPSW }}$ provides power to the internal switch. When the device is operating with a 3.5 V input supply, conditions such as cold crank can cause the voltage at SUP and SUPSW to drop below the programmed output voltage. Under such conditions, the device operates in a high duty-cycle mode to facilitate minimum dropout from input to output.
In applications where the input voltage exceeds 25 V , output is $\leq 5 \mathrm{~V}$, operating frequency is $\geq 1.8 \mathrm{MHz}$ and the IC is selected to be in FPWM mode by either forcing the FSYNC pin high, or using an external clock, pulse skipping is observed on the LX pin. This happens due to insufficient minimum on time. Under certain load conditions (typically $<1$ A), a filter circuit from LX to GND is required to maintain the output voltage within the expected data sheet limits. A typical filter value of $R_{\text {FILTER }}=1 \Omega$, CFILTER $=220 p F$ (see the Typical Application Circuit) is sufficient to filter out the noise and maintain the output voltage within data sheet limits. This extra filter on the LX pin of the IC has no impact on efficiency.

## Linear Regulator Output (BIAS)

The device includes a 5 V linear regulator (BIAS) that provides power to the internal circuit blocks. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor from BIAS to AGND.

Power-Good Output (PGOOD)
The device features an open-drain power-good output, PGOOD. PGOOD asserts when Vout rises above 95\% of its regulation voltage. PGOOD deasserts when VOUT drops below 92\% of its regulation voltage. Connect PGOOD to BIAS with a $10 \mathrm{k} \Omega$ resistor.

# 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current 



Figure 1. Internal Block Diagram

Synchronization Input (FSYNC)
FSYNC is a logic-level input useful for operating mode selection and frequency control. Connecting FSYNC to BIAS or to an external clock enables fixed-frequency FPWM operation. Connecting FSYNC to AGND enables skip mode operation.
The external clock frequency at FSYNC can be higher or lower than the internal clock by 20\%. Ensure the duty cycle of the external clock used has a minimum pulse width of 100ns. The device synchronizes to the external clock within one cycle. When the external clock signal at FSYNC is absent for more than two clock cycles, the device reverts back to the internal clock.

## System Enable (EN)

An enable control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.5 V . The high voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.
EN turns on the internal regulator. Once $\mathrm{V}_{\text {BIAS }}$ is above the internal lockout threshold, $\mathrm{V}_{\mathrm{UVL}}=3.15 \mathrm{~V}$ (typ), the controller activates and the output voltage ramps up within 8 ms .
A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $5 \mu \mathrm{~A}$ (typ). Drive EN high to bring the device out of shutdown.

# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current 

## Spread-Spectrum Option

The device has an internal spread-spectrum option to optimize EMI performance. This is factory set and the S-version of the IC should be ordered. For spread-spectrum-enabled ICs, the operating frequency is varied $\pm 6 \%$ centered on the oscillator frequency (fOSC). The modulation signal is a triangular wave with a period of $110 \mu \mathrm{~s}$ at 2.2 MHz . Therefore, fosc will ramp down $6 \%$ and back to 2.2 MHz in $110 \mu$ s and also ramp up $6 \%$ and back to 2.2 MHz in $110 \mu \mathrm{~s}$. The cycle repeats.
For operations at fosc values other than 2.2 MHz , the modulation signal scales proportionally, e.g., at 400 kHz , the $110 \mu \mathrm{~s}$ modulation period increases to $110 \mu \mathrm{~s} x$ $2.2 \mathrm{MHz} / 400 \mathrm{kHz}=605 \mu \mathrm{~s}$.
The internal spread spectrum is disabled if the IC is synced to an external clock. However, the IC does not filter the input clock and passes any modulation (including spread-spectrum) present on the driving external clock to the SYNCOUT pin.

Automatic Slew-Rate Control on LX The device has automatic slew-rate adjustment that optimizes the rise times on the internal HSFET gate drive to minimize EMI. The IC detects the internal clock frequency and adjusts the slew rate accordingly. When the user selects the external frequency setting resistor RFOSC such that the frequency is $>1.1 \mathrm{MHz}$, the HSFET is turned on in 4 ns (typ). When the frequency is $<1.1 \mathrm{MHz}$ the HSFET is turned on in 8ns (typ). This slew-rate control optimizes the rise time on LX node externally to minimize EMI while maintaining good efficiency.

## Internal Oscillator (FOSC)

The switching frequency, $\mathrm{f}_{\mathrm{S}} \mathrm{W}$, is set by a resistor (RFOSC) connected from FOSC to AGND. See Figure $\underline{3}$ to select the correct RFOSC value for the desired switching frequency. For example, a 400 kHz switching frequency is set with $\mathrm{R}_{\text {FOSC }}=73.2 \mathrm{k} \Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and 12R losses are lower at higher switching frequencies, but core losses, gate charge currents, and switching losses increase.

## Synchronizing Output (SYNCOUT)

SYNCOUT is an open-drain output that outputs a $180^{\circ}$ out-of-phase signal relative to the internal oscillator.

Overtemperature Protection
Thermal-overload protection limits the total power dissipation in the device. When the junction temperature
exceeds $175^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the device to cool. The thermal sensor turns on the device again after the junction temperature cools by $15^{\circ} \mathrm{C}$.

## Applications Information

## Setting the Output Voltage

Connect FB to BIAS for a fixed 5V output voltage. To set the output to other voltages between 1 V and 10 V , connect a resistive divider from output (OUT) to FB to AGND (Figure 2). Use the following formula to determine the $R_{F B 2}$ of the resistive divider network:

$$
\mathrm{R}_{\mathrm{FB} 2}=\mathrm{R}_{\mathrm{TOTAL}} \times \mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\mathrm{OUT}}
$$

where $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$, $\mathrm{R}_{\text {TOTAL }}=$ selected total resistance of $R_{\text {FB1 }}, R_{\text {FB2 }}$ in $\Omega$, and $V_{\text {OUT }}$ is the desired output in volts. Calculate $R_{\text {FB1 }}$ (OUT to FB resistor) with the following equation:

$$
\mathrm{R}_{\mathrm{FB} 1}=\mathrm{R}_{\mathrm{FB} 2}\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ (see the Electrical Characteristics table).
FPWM/Skip Modes
The device offers a pin selectable skip mode or fixedfrequency PWM mode option. The IC has an internal LS MOSFET that turns on when the FSYNC pin is connected to $\mathrm{V}_{\text {BIAS }}$ or if there is a clock present on the FSYNC pin. This enables the fixed-frequency-forced PWM mode operation over the entire load range. This option allows the user to maintain fixed frequency over the entire load range in applications that require tight control on EMI. Even though the device has an internal LS MOSFET for fixed-frequency operation, an external Schottky diode is still required to support the entire load range. If the FSYNC pin is connected to GND, the skip mode is enabled on the device.


Figure 2. Adjustable Output-Voltage Setting

# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current 

In skip mode of operation, the converter's switching frequency is load dependent. At higher load current, the switching frequency does not change and the operating mode is similar to the FPWM mode. Skip mode helps improve efficiency in light-load applications by allowing the converters to turn on the high-side switch only when the output voltage falls below a set threshold. As such, the converters do not switch MOSFETs on and off as often as is the case in the FPWM mode. Consequently, the gate charge and switching losses are much lower in skip mode.

## Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductance value, the ratio of inductor peak-topeak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a $30 \%$ peak-to-peak ripple current to average current ratio ( $\mathrm{LIR}=0.3$ ). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}{V_{\text {SUP }} f_{S W} I_{\text {OUT }} \text { LIR }}
$$

where $\mathrm{V}_{\text {SUP, }} \mathrm{V}_{\text {OUT }}$, and IOUT are typical values (so that efficiency is optimum for typical conditions). The switching frequency is set by RFOSC (see Figure 3).


Figure 3. Switching Frequency vs. RFOSC

## Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.
The input capacitor RMS current requirement (IRMS) is defined by the following equation:

$$
I_{\text {RMS }}=I_{\text {LOAD(MAX })} \frac{\sqrt{V_{\text {OUT }}\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}}{V_{\text {SUP }}}
$$

$I_{\text {RMS }}$ has a maximum value when the input voltage equals twice the output voltage ( $\mathrm{V}_{\text {SUP }}=2 \mathrm{~V}_{\text {OUT }}$ ), so $I_{\text {RMS }}(M A X)=I_{\text {LOAD }}($ MAX $) / 2$.
Choose an input capacitor that exhibits less than $+10^{\circ} \mathrm{C}$ self-heating temperature rise at the RMS input current for optimal long-term reliability.
The input voltage ripple is composed of $\Delta V_{Q}$ (caused by the capacitor discharge) and $\Delta \mathrm{V}_{\mathrm{ESR}}$ (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to 50\%. Calculate the input capacitance and ESR required for a specified input voltage ripple using the following equations:

$$
\mathrm{ESR}_{\mathrm{IN}}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{l}_{\mathrm{L}}}{2}}
$$

where:

$$
\Delta l_{\mathrm{L}}=\frac{\left(\mathrm{V}_{\mathrm{SUP}}-\mathrm{V}_{\mathrm{OUT}}\right) \times \mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{SUP}} \times f_{S W} \times \mathrm{L}}
$$

and:

$$
\mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}} \text { and } \mathrm{D}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{SUPSW}}}
$$

where IOUT is the maximum output current and $D$ is the duty cycle.

## Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the

# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current 

output voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output voltage ripple (VRIPPLE(P-P)) specifications:

$$
V_{R I P P L E}(P-P)=E S R \times I_{L O A D}(M A X) \times \operatorname{LIR}
$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.
When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low capacity filter capacitors typically have high ESR zeros that can affect the overall stability.

## Rectifier Selection

The device requires an external Schottky diode rectifier as a freewheeling diode when the device is configured for skip mode operation. Connect this rectifier close to the device using short leads and short PCB traces. In FPWM mode, the Schottky diode helps minimize efficiency losses by diverting the inductor current that would otherwise flow through the low-side MOSFET. Choose a rectifier with a voltage rating greater than the maximum expected input voltage, $\mathrm{V}_{\text {SUPSW }}$. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops.

## Compensation Network

The device uses an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.
The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The device uses the voltage drop across the high-side MOSFET to sense inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift


Figure 4. Compensation Network
and requiring less elaborate error-amplifier compensation than voltage-mode control. Only a simple singleseries resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ and capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ are required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 4). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)$ from COMP to GND to cancel this ESR zero.
The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by $g_{m} \times R_{L O A D}$, with a pole and zero pair set by R ROAD, the output capacitor (COUT), and its ESR. The following equations allow to approximate the value for the gain of the power modulator ( $\mathrm{GAIN}_{\mathrm{MOD}}(\mathrm{dc})$ ), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above $50 \%$ and is internally done for the device.

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})}=\mathrm{g}_{\mathrm{m}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

where $R_{\text {LOAD }}=V_{\text {OUT }} / l_{\text {LOUT }}(M A X)$ in $\Omega$ and $g_{m}=3 S$.
In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2} \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{ZMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

# 36V, 3.5A, 2.2MHz Step-Down Converter with $\mathbf{2 8 \mu A}$ Quiescent Current 

When COUT is composed of " $n$ " identical capacitors in parallel, the resulting COUT $=n \times$ COUT(EACH), and ESR $=E S R_{(E A C H)} / \mathrm{n}$. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAINFB $=\mathrm{V}_{\mathrm{FB}} /$ $\mathrm{V}_{\text {OUT }}$, where $\mathrm{V}_{\mathrm{FB}}$ is 1 V (typ). The transconductance error amplifier has a DC gain of GAINEA(dc) $=g_{m}, E A \times$ ROUT,EA, where $g_{m, E A}$ is the error amplifier transconductance, which is $700 \mu \mathrm{~S}$ (typ), and ROUT,EA is the output resistance of the error amplifier $50 \mathrm{M} \Omega$.
A dominant pole ( $f_{d p E A \text { ) }}$ is set by the compensation capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ and the amplifier output resistance (ROUT,EA). A zero ( $f_{\text {ZEA }}$ ) is set by the compensation resistor ( $\mathrm{R}_{\mathrm{C}}$ ) and the compensation capacitor ( $\mathrm{C}_{\mathrm{C}}$ ). There is an optional pole ( $f_{p E A}$ ) set by $C_{F}$ and $R_{C}$ to cancel the output capacitor ESR zero if it occurs near the cross over frequency ( ${ }^{\mathrm{f}} \mathrm{C}$, where the loop gain equals $1(0 \mathrm{~dB}))$. Thus:

$$
\begin{gathered}
f_{d p E A}=\frac{1}{2 \pi \times C_{C} \times\left(R_{O U T, E A}+R_{C}\right)} \\
f_{z E A}=\frac{1}{2 \pi \times C_{C} \times R_{C}} \\
f_{p E A}=\frac{1}{2 \pi \times C_{F} \times R_{C}}
\end{gathered}
$$

The loop-gain crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) should be set below 1/5th of the switching frequency and much higher than the power-modulator pole ( $\mathrm{f}_{\mathrm{pMOD}}$ ):

$$
\mathrm{f}_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at $\mathrm{f}_{\mathrm{C}}$ should be equal to 1 . So:

$$
\begin{gathered}
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times \mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=1 \\
\operatorname{GAIN}_{\mathrm{EA}(\mathrm{fC})}=g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \\
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{f_{\mathrm{C}}}
\end{gathered}
$$

Therefore:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}=1
$$

Solving for $\mathrm{R}_{\mathrm{C}}$ :

$$
R_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}}
$$

Set the error-amplifier compensation zero formed by $R_{C}$ and $C C\left(f_{z E A}\right)$ at the $f_{p M O D}$. Calculate the value of $C_{C}$ a follows:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times f_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor, $C_{F}$, from COMP to GND and set the compensation pole formed by $R_{C}$ and $C_{F}\left(f_{p E A}\right)$ at the $f_{Z M O D}$. Calculate the value of $C_{F}$ as follows:

$$
C_{F}=\frac{1}{2 \pi \times f_{\mathrm{ZMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

PCB Layout Guidelines
Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

1) Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the IC must be soldered down to this copper plane for effective heat dissipation and for getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.
2) Isolate the power components and high current path from the sensitive analog circuitry. Doing so is essential to prevent any noise coupling into the analog signals.
3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of the input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.
4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (20z vs. 1oz) to enhance full-load efficiency.
5) The analog signal lines should be routed away from the high-frequency planes. Doing so ensures integrity of sensitive signals feeding back into the IC.

## 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current

6) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where
only one ground is used, enough isolation between analog return signals and high power signals must be maintained.

Typical Application Circuit


## 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current

Ordering Information/Selector Guide

| PART | VOUT |  | SPREAD SPECTRUM | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADJUSTABLE (FB CONNECTED TO RESISTIVE DIVIDER) (V) | FIXED <br> (FB CONNECTED TO BIAS) (V) |  |  |  |
| MAX16935RAUE/V+ | 1 to 10 | 5 | Off | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |
| MAX16935SAUE/V+ | 1 to 10 | 5 | On | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |

/V denotes an automotive qualified part.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

Chip Information
PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 16 TSSOP-EP | $U 16 E+3$ | $\underline{21-0108}$ | $\underline{90-0120}$ |

# 36V, 3.5A, 2.2MHz Step-Down Converter with 28pA Quiescent Current 

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | PAGES <br> CHANGED |  |
| :---: | :---: | :--- | :---: |
| 0 | $12 / 13$ | Initial release | - |
| 1 | $2 / 14$ | Corrected typo for $g_{m}$ value in Compensation Network section | 13 |
| 2 | $3 / 14$ | Updated PGOOD pin description and updated Spread Spectrum, Automatic Slew- <br> Rate Control on LX, and Internal Oscillator (FOSC) sections | 9,11 |

