

## General Description

The MAX154/MAX158 are high-speed multi-channel analog-to-digital converters (ADCs). The MAX154 has four analog input channels while the MAX158 has eight channels. Conversion time for both devices is 2.5µs. The MAX154/MAX158 also feature a 2.5V on-chip reference, forming a complete high-speed data acquisition system.

Both converters include a built-in track/hold, eliminating the need for an external track/hold. The analog input range is 0V to +5V, although the ADC operates from a single +5V supply.

Microprocessor interfaces are simplified by the ADC's ability to appear as a memory location or I/O port without the need for external logic. The data outputs use latched, three-state buffer circuitry to allow direct connection to a microprocessor data bus or system input port.

## \_Applications

Digital Signal Processing

High-Speed Data Acquisition

Telecommunications

High-Speed Servo Control

**Audio Instrumentation** 

### \_\_\_Features


- **♦ One-Chip Data Acquisition System**
- **♦ Four or Eight Analog Input Channels**
- ♦ 2.5µs per Channel Conversion Time
- **♦ Internal 2.5V Reference**
- **♦ Built-In Track/Hold Function**
- ♦ ¹/₂LSB Error Specification
- **♦** Single +5V Supply Operation
- **♦ No External Clock**
- **♦ New Space-Saving SSOP Package**

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSB)
MAX154ACNG	0°C to +70°C	24 Narrow Plastic DIP	±1/2
MAX154BCNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX154BC/D	0°C to +70°C	Dice	±1/2
MAX154ACWG	0°C to +70°C	24 Wide SO	±1/2
MAX154BCWG	0°C to +70°C	24 Wide SO	±1
MAX154ACAG	0°C to +70°C	24 SSOP	±1/2
MAX154BCAG	0°C to +70°C	24 SSOP	±1

Ordering Information continued at end of data sheet.

## Pin Configurations



NIXIN

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>DD</sub> to GNDVoltage at Any Other PinsGl Output Current (REF OUT)	ND -0.3V, V <sub>DD</sub> +0.3V 30mA
Power Dissipation (any package) to +75°C	450mW
Derate above +25°C by	6mW/°C

S
0°C to +70°C
40°C to +85°C
55°C to +125°C
65°C to +160°C
10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +5V, V_{REF+} = +5V, V_{REF-} = GND, Mode 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}).$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY			1			
Resolution			8			Bits
Total Unadjusted Error (Note 1)		MAX15_A			±1/2	LSB
		MAX15_B			±1	LJD
No-Missing-Codes Resolution			8			Bits
Channel-to-Channel Mismatch					±1/4	LSB
REFERENCE INPUT						
Reference Resistance			1		4	kΩ
V <sub>REF</sub> + Input Voltage Range			V <sub>REF</sub> -		V <sub>DD</sub>	V
V <sub>REF</sub> - Input Voltage Range			GND		V <sub>REF</sub> +	V
REFERENCE OUTPUT (Note 2)			1			
Output Voltage	REF OUT	$T_A = +25^{\circ}C$	2.47	2.50	2.53	V
Load Regulation		I <sub>L</sub> = 0mA to 10mA, T <sub>A</sub> = +25°C		-6	-10	mV
Power-Supply Sensitivity		V <sub>DD</sub> ±5%, T <sub>A</sub> = +25°C		±1	±3	mV
		MAX15C		40	70	
Temperature Drift (Note 3)		MAX15E		40	70	ppm/°C
		MAX15M		60	100	
Output Noise	eN			200		μV/rms
Capacitive Load					0.01	μF
ANALOG INPUT			l			
Analog Input Voltage Range	AINR		V <sub>REF</sub> -		V <sub>REF</sub> +	V
Analog Input Capacitance	CAIN			45		pF
Analog Input Current	IAIN	Any channel, AIN = 0V to 5V			±3	μΑ
Slew Rate, Tracking	SR	-		0.7	0.157	V/µs
LOGIC INPUTS (RD, CS, A0, A	1, A2)					
Input High Voltage	VINH		2.4			V
Input Low Voltage	VINL				0.8	V
Input High Current	linh				1	μΑ
Input Low Current	linl				-1	μA
Input Capacitance (Note 4)	CIN			5	8	pF

\_\_ /N/XI/N

## **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>DD</sub> = +5V, V<sub>REF+</sub> = +5V, V<sub>REF-</sub> = GND, MODE 0, TA = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted).

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LOGIC OUTPUTS	•						
Output High Voltage	Voн	DB0-DB7, INT; Iout =	-360μΑ	4.0			V
Output Low Voltage	Vol	DB0-DB7, INT; RDY	DDO DD7 INT. DDV			0.4	V
Output Low Voltage	VOL	ואון, אטני-טטע, וואון, אטני	$I_{OUT} = 2.6 mA$			0.4	1 V
Three-State Output Current		DB0-DB7, RDY; $V_{OUT} = 0V \text{ to } V_{DD}$				±3	μΑ
Output Capacitance (Note 4)	Соит				5	8	pF
POWER-SUPPLY	•						
Supply Voltage	V <sub>DD</sub>	5V ±5% for specified	5V ±5% for specified performance			5.25	V
Supply Current	I <sub>DD</sub>	$\overline{\text{CS}} = \overline{\text{RD}} = 2.4 \text{V}$				15	mA
Power Dissipation					25	75	mW
Power-Supply Sensitivity	PSS	$V_{DD} = \pm 5\%$			±1/16	±1/4	LSB

Note 1: Total unadjusted error includes offset, full-scale, and linearity errors.

Note 2: Specified with no external load unless otherwise noted.

Note 3: Temperature drift is defined as change in output voltage from +25°C to T<sub>MIN</sub> or T<sub>MAX</sub> divided by (25 - T<sub>MIN</sub>) or (T<sub>MAX</sub> - 25).

Note 4: Guaranteed by design.

## **TIMING CHARACTERISTICS** (Note 5)

 $(V_{DD} = +5V, V_{REF+} = +5V, V_{REF-} = GND, MODE 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}).$ 

PARAMETER	SYMBOL CONDITIONS	T <sub>A</sub> = +25°C		MAX15_C/E		MAX15_M		UNITS		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	-
CS to RD Setup Time	tcss		0			0		0		ns
CS to RD Hold Time	tcsh		0			0		0		ns
Multiplexer Address Setup Time	t <sub>AS</sub>		0			0		0		ns
Multiplexer Address Hold Time	t <sub>AH</sub>		30			35		40		ns
CS to RDY Delay	t <sub>RDY</sub>	$C_L = 50pF, R_L = 5k\Omega$		30	40		60		60	ns
Conversion Time (Mode 0)	tcrd			1.6	2.0		2.4		2.8	μs
Data Access Time After RD	tACC1	(Note 6)			85		110		120	ns
Data Access Time After INT, Mode 0	t <sub>ACC2</sub>	(Note 6)		20	50		60		70	ns
RD to INT Delay (Mode 1)	tinth	C <sub>L</sub> = 50pF		40	75		100		100	ns
Data Hold Time	tDH	(Note 7)			60		70		70	ns
Delay Time Between Conversions	tp		500			500		600		ns
RD Pulse Width (Mode 1)	trD		60		600	80	500	80	400	ns


**Note 5:** All input control signals are specified with  $t_R = t_F = 20$ ns (10% to 90% of +5V) and timed from a 1.6V voltage level.


Note 6: Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.


Note 7: Defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.


## Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 














Figure 1. Load Circuits for Data-Access Time Test




Figure 2. Load Circuits for Data-Hold Time Test

## \_Pin Descriptions

PIN MAX154	NAME	FUNCTION
1	AIN4	Analog Input Channel 4
2	AIN3	Analog Input Channel 3
3	AIN2	Analog Input Channel 2
4	AIN1	Analog Input Channel 1
5	REF OUT	Reference Output (2.5V) for MAX154
6	DBO	Three-State Data Output, bit 0 (LSB)
7	DB1	Three-State Data Output, bit 1
8	DB2	Three-State Data Output, bit 2
9	DB3	Three-State Data Output, bit 3
10	RD	Read Input. RD controls conversions and data access. See <i>Digital Interface</i> section.
11	ĪNT	Interrupt Output. INT going low indicates the completion of a conversion.  See <i>Digital Interface</i> section.
12	GND	Ground
13	V <sub>REF</sub> -	Lower Limit of Reference Span. Sets the zero-code voltage. Range: GND to V <sub>REF+</sub> .
14	V <sub>REF</sub> +	Upper Limit of Reference Span. Sets the full-scale input voltage. Range: V <sub>REF</sub> - to V <sub>DD</sub> .
15	RDY	Ready Output. Open-drain output with no active pull-up device. Goes low when CS goes low and high impedance at the end of a conversion.
16	CS	Chip-Select Input. $\overline{\text{CS}}$ must be low for the device to be selected.
17	DB4	Three-State Data Output, bit 4
18	DB5	Three-State Data Output, bit 5
19	DB6	Three-State Data Output, bit 6
20	DB7	Three-State Data Output, bit 7 (MSB)
21	A1	Channel Address 1 Input
22	A0	Channel Address 0 Input
23	NC	No Connect
24	V <sub>DD</sub>	Power-Supply Voltage, +5V

PIN MAX158	NAME	FUNCTION
1	AIN6	Analog Input Channel 6
2	AIN5	Analog Input Channel 5
3	AIN4	Analog Input Channel 4
4	AIN3	Analog Input Channel 3
5	AIN2	Analog Input Channel 2
6	AIN1	Analog Input Channel 1
7	REF OUT	Reference Output (2.5V) for MAX158
8	DB0	Three-State Data Output, bit 0 (LSB)
9	DB1	Three-State Data Output, bit 1
10	DB2	Three-State Data Output, bit 2
11	DB3	Three-State Data Output, bit 3
12	RD	Read Input. RD controls conversions and data access. See <i>Digital Interface</i> section.
13	ĪNT	Interrupt Output. INT going low indicates the completion of a conversion. See <i>Digital Interface</i> section.
14	GND	Ground
15	V <sub>REF</sub> -	Lower Limit of Reference Span. Sets the zero-code voltage. Range: GND to VREF+.
16	V <sub>REF</sub> +	Upper Limit of Reference Span. Sets the full-scale input voltage. Range: V <sub>REF</sub> - to V <sub>DD</sub> .
17	RDY	Ready Output. Open-drain output with no active pull-up device. Goes low when $\overline{\text{CS}}$ goes low and high impedance at the end of a conversion.
18	CS	Chip-Select input. $\overline{\text{CS}}$ must be low for the device to be selected.
19	DB4	Three-State Data Output, bit 4
20	DB5	Three-State Data Output, bit 5
21	DB6	Three-State Data Output, bit 6
22	DB7	Three-State Data Output, bit 7 (MSB)
23	A2	Channel Address 2 Input
24	A1	Channel Address 1 Input
25	A0	Channel Address 0 Input
26	V <sub>DD</sub>	Power-Supply Voltage, +5V
27	AIN8	Analog Input Channel 8
28	AIN7	Analog Input Channel 7

## \_Detailed Description

### **Converter Operations**

The MAX154/MAX158 use what is commonly called a "half-flash" conversion technique (Figure 3). Two 4-bit flash ADC converter sections are used to achieve an 8-bit result. Using 15 comparators, the upper 4-bit MS (most significant) flash ADC compares the unknown input voltage to the reference ladder and provides the upper four data bits.

An internal DAC uses the MS bits to generate an analog signal from the first flash conversion. A residue voltage representing the difference between the unknown input and the DAC voltage is then compared to the reference ladder by 15 LS (least significant) flash comparators to obtain the lower four output bits.

#### **Operating Sequence**

The operating sequence is shown in Figure 4. A conversion is initiated by a falling edge of  $\overline{RD}$  and  $\overline{CS}$ . The comparator inputs track the analog input voltage for approximately 1 $\mu$ s. After this first cycle, the MS flash result is latched into the output buffers and the LS conversion begins.  $\overline{INT}$  goes low approximately 600ns later, indicating the end of the conversion, and that the lower four bits are latched into the output buffers. The data can then be accessed using the  $\overline{CS}$  and  $\overline{RD}$  inputs.

## \_Digital Interface

The MAX154/MAX158 use only Chip Select  $(\overline{CS})$  and Read  $(\overline{RD})$  as control inputs. A READ operation, taking  $\overline{CS}$  and  $\overline{RD}$  low, latches the multiplexer address inputs and starts a conversion (Table 1).

Table 1. Truth Table for Input Channel Selection

MAX15	54/MX7824 A0	MA A2	X158/MX A1	7828 A0	SELECTED CHANNEL
0	0	0	0	0	AIN1
0	1	0	0	1	AIN2
1	0	0	1	0	AIN3
1	1	0	1	1	AIN4
		1	0	0	AIN5
		1	0	1	AIN6
		1	1	0	AIN7
		1	1	1	AIN8

There are two interface modes, which are determined by the length of the  $\overline{RD}$  input. Mode 0, implemented by keeping  $\overline{RD}$  low until the conversion ends, is designed for microprocessors that can be forced into a WAIT state. In this mode, a conversion is started with a READ operation (taking  $\overline{CS}$  and  $\overline{RD}$  low), and data is read when the conversion ends. Mode 1, on the other hand, does not require microprocessor WAIT states. A READ operation simultaneously initiates a conversion and reads the previous conversion result.




Figure 3. Functional Diagram




Figure 4. Operating Sequence

#### Interface Mode 0

Figure 5 shows the timing diagram for Mode 0 operation. This is used with microprocessors that have WAIT state capability, whereby a READ instruction is extended to accommodate slow-memory devices. Taking  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  low latches the analog multiplexer address and starts a conversion. Data outputs DB0–DB7 remain in the high-impedance condition until the conversion is complete.

There are two status outputs: Interrupt (INT) and Ready (RDY). RDY, an open-drain output (no internal pull-up

device), is connected to the processor's READY/WAIT input. RDY goes low on the falling edge of  $\overline{\text{CS}}$  and goes high impedance at the end of the conversion, when the conversion result appears on the data outputs. If the RDY output is not required, its external pull-up resistor can be omitted.  $\overline{\text{INT}}$  goes low when the conversion is complete and returns high on the rising edge of  $\overline{\text{CS}}$  or  $\overline{\text{RD}}$ .

#### Interface Mode 1

Mode 1 is designed for applications where the microprocessor is not forced into a WAIT state. Taking  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  low latches the multiplexer address and starts a conversion (Figure 6). Data from the previous conversion is immediately read from the outputs (DB0–DB7).

INT goes high at the rising edge of  $\overline{CS}$  or  $\overline{RD}$  and goes low at the end of the conversion. A second READ operation is required to read the result of this conversion. The second READ latches a new multiplexer address and starts another conversion. A delay of 2.5µs must be allowed between READ operations. RDY goes low on the falling edge of  $\overline{CS}$  and goes high impedance at the rising edge of  $\overline{CS}$ . If RDY is not needed, its external pull-up resistor can be omitted.




Figure 5. Mode 0 Timing Diagram




Figure 6. Mode 1 Timing Diagram

## Analog Considerations

#### Reference and Input

The V<sub>REF+</sub> and V<sub>REF-</sub> inputs of the converter define the zero and the full-scale of the ADC. In other words, the voltage at V<sub>REF-</sub> is equal to the input voltage that produces an output code of all zeros, and the voltage at V<sub>REF+</sub> is equal to input voltage that produces an output code of all ones (Figure 7).

Figure 8 shows some possible reference configurations. A  $0.01\mu F$  bypass capacitor to GND should be used to reduce the high-frequency output impedance of the internal reference. Larger capacitors should not be used, as this degrades the stability of the reference buffer. The 2.5V reference output is with respect to the GND pin.

#### Bypassing

A 47µF electrolytic and 0.1µF ceramic capacitor should be used to bypass the VDD pin to GND. These capacitors must have minimum lead length, since excess lead length may contribute to conversion errors and instability. If the reference inputs are driven by long lines, they should be bypassed to GND with 0.1µF capacitors at the reference input pins.




Figure 7. Transfer Function




Figure 8a. Internal Reference




Figure 8b. Power Supply as Reference




Figure 8c. Inputs Not Referenced to GND

#### **Input Current**

The converters' analog inputs behave somewhat differently from conventional ADCs. The sampled data comparators take varying amounts of current from the input, depending on the cycle they are in. The equivalent circuit of the converter is shown in Figure 9a. When the conversion starts, AIN(n) is connected to the MS and LS comparators. Thus, AIN(n) is connected to thirty-one 1pF capacitors.

To acquire the input signal in approximately 1µs, the input capacitors must charge to the input voltage through the on-resistance of the multiplexer (about  $600\Omega$ ) and the comparator's analog switches ( $2k\Omega$  to  $5k\Omega$  per comparator). In addition, about 12pF of stray capacitance must be charged. The input can be modeled as an equivalent RC network shown in Figure 9b. As Rs (source impedance) increases, the capacitors take longer to charge.

Since the length of the input acquisition time is internally set, large source resistances (greater than  $100\Omega$ ) will cause settling errors. The output impedance of an opamp is its open-loop output impedance divided by the loop gain at the frequency of interest. It is important that the amplifier driving the converter input have sufficient loop gain at approximately 1MHz to maintain low output impedance.

#### Input Filtering

The transients in the analog input caused by the sampled data comparators do not degrade the converter's performance, since the ADC does not "look" at the input when these transients occur. The comparator's outputs track the input during the first 1µs of the conversion, and are then latched. Therefore, at least 1µs will be provided to charge the ADC's input capacitance. It is not necessary to filter these transients with an external capacitor on the AIN terminals.

#### Sinusoidal Inputs

The MAX154/MAX158 can measure input signals with slew rates as high as 157mV/ $\mu$ s to the rated specifications. This means that the analog input frequency can be as high as 10kHz without the aid of an external track/hold. The maximum sampling rate is limited by the conversion time (typical tCRD = 2 $\mu$ s) plus the time required between conversions (tp = 500ns). It is calculated as:

$$f_{MAX} = \frac{1}{t_{CRD} + t_p} = \frac{1}{(2.0 + 0.5) \, \mu s} = 400 kHz$$

f<sub>MAX</sub> permits a maximum sampling rate of 50kHz per channel when using the MAX158 and 100kHz per channel when using the MAX154. These rates are well above the Nyquist requirement of 20kHz sampling rate for a 10kHz input bandwidth.

#### **Bipolar Input Operation**

The circuit in Figure 10a can be used for bipolar input operation. The input voltage is scaled by an amplifier so that only positive voltages appear at the ADC's inputs. The analog input range is  $\pm 4V$  and the output code is complementary offset binary. The ideal input/output characteristic is shown in Figure 10b.




Figure 9a. Equivalent Input Circuit




Figure 9b. RC Network Model




Figure 10a. Bipolar ±4V Input Operation




Figure 10b. Transfer Function for ±4V Input Operation




Figure 11. Simple Mode 0 Interface




Figure 12. Speech Analysis Using Real-Time Filtering

## \_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSB)
MAX154AENG	-40°C to +85°C	24 Plastic DIP	±1/2
MAX154BENG	-40°C to +85°C	24 Plastic DIP	±1
MAX154AEWG	-40°C to +85°C	24 Wide SO	±1/2
MAX154BEWG	-40°C to +85°C	24 Wide SO	±1
MAX154AEAG	-40°C to +85°C	24 SSOP	±1/2
MAX154BEAG	-40°C to +85°C	24 SSOP	±1
MAX154AMRG	-55°C to +125°C	24 CERDIP	±1/2
MAX154BMRG	-55°C to +125°C	24 CERDIP	±1
MAX158ACPI	0°C to +70°C	28 Plastic DIP	±1/2
MAX158BCPI	0°C to +70°C	28 Plastic DIP	±1
MAX158BC/D	0°C to +70°C	Dice	±1/2
MAX158ACWI	0°C to +70°C	28 Wide SO	±1/2
MAX158BCWI	0°C to +70°C	28 Wide SO	±1
MAX158ACAI	0°C to +70°C	28 SSOP	±1/2
MAX158BCAI	0°C to +70°C	28 SSOP	±1
MAX158AEPI	-40°C to +70°C	28 Plastic DIP	±1/2
MAX158BEPI	-40°C to +85°C	28 Plastic DIP	±1
MAX158AEWI	-40°C to +85°C	28 Wide SO	±1/2
MAX158BEWI	-40°C to +85°C	28 Wide SO	±1
MAX158AEAI	-40°C to +85°C	28 SSOP	±1/2
MAX158BEAI	-40°C to +85°C	28 SSOP	±1
MAX158AMJI	-55°C to +125°C	28 CERDIP	±1/2
MAX158BMJI	-55°C to +125°C	28 CERDIP	±1





Figure 13. 4-Channel Fast Sample and Infinite Hold

## Chip Topography



## Package Information

MAX

1.99

0.21

0.38

0.20

5.38

7.90

0.95

8°

MAX


6.33

6.33

7.33

8.33

10.33



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600