# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

## DESCRIPTION

The $4513 / 4514$ Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial I/O, four 8-bit timers (each timer has a reload register), and 10-bit A-D converter.
The various microcomputers in the $4513 / 4514$ Group include variations of the built-in memory type and package as shown in the table below.

## FEATURES

- Minimum instruction execution time $\qquad$ $0.75 \mu \mathrm{~s}$
(at 4.0 MHz oscillation frequency, in high-speed mode, VDD $=4.0$ V to 5.5 V )
- Supply voltage
- Middle-speed mode
...... 2.5 V to 5.5 V (at 4.2 MHz oscillation frequency, for Mask ROM version and One Time PROM version)
...... 2.0 V to 5.5 V (at 3.0 MHz oscillation frequency, for Mask ROM version) (Operation voltage of A-D conversion: 2.7 V to 5.5 V )
- High-speed mode
...... 4.0 V to 5.5 V (at 4.2 MHz oscillation frequency, for Mask ROM version and One Time PROM version)
...... 2.5 V to 5.5 V (at 2.0 MHz oscillation frequency, for Mask ROM version and One Time PROM version)
...... 2.0 V to 5.5 V (at 1.5 MHz oscillation frequency, for Mask ROM version) (Operation voltage of A-D conversion: 2.7 V to 5.5 V )
- Timers

Timer 1.................................... 8-bit timer with a reload register
Timer 2...................................... 8-bit timer with a reload register
Timer 3 8-bit timer with a reload register
Timer 4 8-bit timer with a reload register

- Interrupt
- Serial I/O $\qquad$ 8 sources
- A-D converter $\qquad$ 10-bit successive comparison method
- Voltage comparator
- Watchdog timer .2 circuits
- Voltage drop detection circuit
- Clock generating circuit (ceramic resonator)
- LED drive directly enabled (port D)


## APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

| Product | ROM (PROM) size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34513M2-XXXSP/FP | 2048 words | 128 words | SP: 32P4B FP: 32P6U-A | Mask ROM |
| M34513M4-XXXSP/FP | 4096 words | 256 words | SP: 32P4B FP: 32P6U-A | Mask ROM |
| M34513E4SP/FP (Note) | 4096 words | 256 words | SP: 32P4B FP: 32P6U-A | One Time PROM |
| M34513M6-XXXFP | 6144 words | 384 words | 32P6U-A | Mask ROM |
| M34513M8-XXXFP | 8192 words | 384 words | 32P6U-A | Mask ROM |
| M34513E8FP (Note) | 8192 words | 384 words | 32P6U-A | One Time PROM |
| M34514M6-XXXFP | 6144 words | 384 words | 42P2R-A | Mask ROM |
| M34514M8-XXXFP | 8192 words | 384 words | 42P2R-A | Mask ROM |
| M34514E8FP (Note) | 8192 words | 384 words | 42P2R-A | One Time PROM |

[^0]
## PIN CONFIGURATION (TOP VIEW) 4513 Group



Outline 32P4B


Outline 32P6U-A

## PIN CONFIGURATION (TOP VIEW) 4514 Group



BLOCK DIAGRAM (4513 Group)


BLOCK DIAGRAM (4514 Group)


PERFORMANCE OVERVIEW

| Parameter |  |  | Function |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  | 4513 Group | 123 |
|  |  | 4514 Group | 128 |
| Minimum instruction execution time |  |  | $0.75 \mu \mathrm{~s}$ (at 4.0 MHz oscillation frequency, in high-speed mode) |
| Memory sizes | ROM | M34513M2 | 2048 words $\times 10$ bits |
|  |  | M34513M4/E4 | 4096 words $\times 10$ bits |
|  |  | M34513M6 | 6144 words $\times 10$ bits |
|  |  | M34513M8/E8 | 8192 words $\times 10$ bits |
|  |  | M34514M6 | 6144 words $\times 10$ bits |
|  |  | M34514M8/E8 | 8192 words $\times 10$ bits |
|  | RAM | M34513M2 | 128 words $\times 4$ bits |
|  |  | M34513M4/E4 | 256 words $\times 4$ bits |
|  |  | M34513M6 | 384 words $\times 4$ bits |
|  |  | M34513M8/E8 | 384 words $\times 4$ bits |
|  |  | M34514M6 | 384 words $\times 4$ bits |
|  |  | M34514M8/E8 | 384 words $\times 4$ bits |
| Input/Output ports | D0-D7 | I/O (Input is examined by skip decision) | Eight independent I/O ports; ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. |
|  | P00-P03 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. |
|  | P10-P13 | I/O | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. |
|  | P20-P22 | Input | 3-bit input port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively. |
|  | P30-P33 | I/O | 4-bit I/O port (2-bit I/O port for the 4513 Group); ports P30 and P31 are also used as INT0 and INT1, respectively. The 4513 Group does not have ports P32, P33. |
|  | P40-P43 | I/O | 4-bit I/O port; The 4513 Group does not have this port. |
|  | P50-P53 | I/O | 4-bit I/O port with a direction register; The 4513 Group does not have this port. |
|  | CNTR0 | I/O | 1-bit I/O; CNTR0 pin is also used as port D6. |
|  | CNTR1 | I/O | 1-bit I/O; CNTR1 pin is also used as port D7. |
|  | INT0 | Input | 1-bit input; INT0 pin is also used as port P30 and equipped with a key-on wakeup function. |
|  | INT1 | Input | 1-bit input; INT1 pin is also used as port P31 and equipped with a key-on wakeup function. |
| Timers | Timer 1 |  | 8-bit programmable timer with a reload register. |
|  | Timer 2 |  | 8-bit programmable timer with a reload register is also used as an event counter. |
|  | Timer 3 |  | 8-bit programmable timer with a reload register. |
|  | Timer 4 |  | 8-bit programmable timer with a reload register is also used as an event counter. |
| A-D converter |  |  | 10 -bit wide, This is equipped with an 8-bit comparator function. |
| Voltage comparator |  |  | 2 circuits (CMP0, CMP1) |
| Serial I/O |  |  | 8 -bit $\times 1$ |
| Interrupt | Sources |  | 8 (two for external, four for timer, one for A-D, and one for serial I/O) |
|  | Nesting |  | 1 level |
| Subroutine nesting |  |  | 8 levels |
| Device structure |  |  | CMOS silicon gate |
| Package | 4513 Group |  | 32-pin plastic molded SDIP (32P4B)/LQFP(32P6U-A) |
|  | 4514 Group |  | 42-pin plastic molded SSOP (42P2R-A) |
| Operating temperature range |  |  | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Supply voltage |  |  | 2.0 V to 5.5 V for Mask ROM version, 2.5 V to 5.5 V for One Time PROM version (Refer to the electrical characteristics because the supply voltage depends on the oscillation frequency.) |
| Power dissipation (typical value) | Active mode |  | 1.8 mA (at VDD $=5.0 \mathrm{~V}, 4.0 \mathrm{MHz}$ oscillation frequency, in middle- speed mode, output transistors in the cut-off state) |
|  |  |  | 3.0 mA (at VDD $=5.0 \mathrm{~V}, 4.0 \mathrm{MHz}$ oscillation frequency, in high-speed mode, output transistors in the cut-off state) |
|  | RAM back-up mode |  | $0.1 \mu \mathrm{~A}$ (at room temperature, $\mathrm{VDD}=5 \mathrm{~V}$, output transistors in the cut-off state) |

## PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| VDD | Power supply | - | Connected to a plus power supply. |
| Vss | Ground | - | Connected to a 0 V power supply. |
| VDCE | Voltage drop detection circuit enable | Input | VDCE pin is used to control the operation/stop of the voltage drop detection circuit. When " $H$ " level is input to this pin, the circuit is operating. When " $L$ " level is inpu to this pin, the circuit is stopped. |
| CNVss | CNVss | - | Connect CNVss to Vss and apply "L" (0V) to CNVss certainly. |
| RESET | Reset input | I/O | An N-channel open-drain I/O pin for a system reset. When the watchdog timer causes the system to be reset or system reset is performed by the voltage drop detection circuit, the RESET pin outputs "L" level. |
| XIN | System clock input | Input | I/O pins of the system clock generating circuit. XIN and Xout can be connected to |
| Xout | System clock output | Output | ceramic resonator. A feedback resistor is built-in between them. |
| D0-D7 | I/O port D (Input is examined by skip decision.) | I/O | Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." The output structure is N -channel open-drain. Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. |
| P00-P03 | I/O port P0 | I/O | Each of ports P0 and P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N -channel open-drain. |
| P10-P13 | I/O port P1 | I/O | Every pin of the ports has a key-on wakeup function and a pull-up function. Both functions can be switched by software. |
| P20-P22 | Input port P2 | Input | 3-bit input port. Ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively. |
| P30-P33 | I/O port P3 | I/O | 4-bit I/O port (2-bit I/O port for the 4513 Group). For input use, set the latch of the specified bit to "1." The output structure is N-channel open-drain. Ports P3o and P31 are also used as INT0 and INT1, respectively. <br> The 4513 Group does not have ports P32, P33. |
| P40-P43 | I/O port P4 | I/O | 4-bit I/O port. For input use, set the latch of the specified bit to "1." The output structure is N -channel open-drain. Ports P40-P43 are also used as analog input pins AIN4-AIN7, respectively. <br> The 4513 Group does not have port P4. |
| P50-P53 | I/O port P5 | I/O | 4-bit I/O port. Each pin has a direction register and an independent 1-bit wide I/O function. For input use, set the direction register to "0." For output use, set the direction regiser to " 1 ." The output structure is CMOS. <br> The 4513 Group does not have port P5. |
| AIN0-AIN7 | Analog input | Input | Analog input pins for A-D converter. AIN0-AIN3 are also used as voltage comparator input pins and AIN4-AIN7 are also used as port P4. <br> The 4513 Group does not have AIN4-AIN7. |
| CNTR0 | Timer input/output | I/O | CNTR0 pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 underflow signal divided by 2 . <br> CNTR0 pin is also used as port D6. |
| CNTR1 | Timer input/output | I/O | CNTR1 pin has the function to input the clock for the timer 4 event counter, and to output the timer 3 underflow signal divided by 2. <br> CNTR1 pin is also used as port D7. |
| INT0, INT1 | Interrupt input | Input | INT0, INT1 pins accept external interrupts. They also accept the input signal to return the system from the RAM back-up state. <br> INT0, INT1 pins are also used as ports P30 and P31, respectively. |
| SIN | Serial data input | Input | SIN pin is used to input serial data signals by software. SIN pin is also used as port P22. |
| SOUT | Serial data output | Output | Sout pin is used to output serial data signals by software. Sout pin is also used as port P21. |
| SCK | Serial I/O clock input/output | I/O | SCK pin is used to input and output synchronous clock signals for serial data transfer by software. <br> Sck pin is also used as port P2o. |
| CMP0CMP0+ | Voltage comparator input | Input | CMP0-, CMP0+ pins are used as the voltage comparator input pin when the voltage comparator function is selected by software. <br> CMP0-, CMP0+ pins are also used as AIN0 and AIN1. |
| CMP1CMP1+ | Voltage comparator input | Input | CMP1-, CMP1+ pins are used as the voltage comparator input pin when the voltage comparator function is selected by software. <br> CMP1-, CMP1+ pins are also used as AIN2 and AIN3. |

MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction | Pin | Multifunction | Pin | Multifunction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D6 | CNTRO | CNTR0 | D6 | AIno | CMPO- | CMP0- | Aino |
| D7 | CNTR1 | CNTR1 | D7 | AIN1 | CMPO+ | CMP0+ | AIN1 |
| P20 | Sck | Sck | P20 | AIN2 | CMP1- | CMP1- | AIN2 |
| P21 | Sout | Sout | P21 | AIN3 | CMP1+ | CMP1+ | AIN3 |
| P22 | SIN | SIN | P22 | P40 | AIN4 | AIN4 | P40 |
| P30 | INTO | INT0 | P30 | P41 | AIn5 | AIN5 | P41 |
| P31 | INT1 | INT1 | P31 | P42 | AIn6 | Alng | P42 |
|  |  |  |  | P43 | AIN7 | AIN7 | P43 |

Notes 1: Pins except above have just single function.
2: The input of D6, D7, P20-P22, CMP0-, CMP0+, CMP1-, CMP1+ and the input/output of P30, P31, P40-P43 can be used even when CNTR0, CNTR1, Sck, Sout, Sin, INTO, INT1, and AINo-AIN7 are selected.
3: The 4513 Group does not have P4o/AIN4-P43/AIN7.

## CONNECTIONS OF UNUSED PINS

| Pin | Connection |
| :--- | :--- |
| Xout | Open (when using an external clock). |
| VDCE | Connect to Vss. |
| D0-D5 <br> D6/CNTR0 <br> D7/CNTR1 | Connect to Vss, or set the output latch to <br> "0" and open. |
| P20/SCK <br> P21/SouT <br> P22/SIn | Connect to Vss. |
| P30/INT0 <br> P31/INT1 <br> P32, P33 | Connect to Vss, or set the output latch to <br> "0" and open. |
| P40/AIN4-P43/AIN7 | Connect to Vss, or set the output latch to <br>  <br> "0" and open. |
| P50-P53 (Note 1) | When the input mode is selected by soft- <br> ware, pull-up to VDD through a resistor or <br> pull-down to VDD. <br> When selecting the output mode, open. |
| AIN0/CMP0- | Connect to Vss. |
| AIN1/CMP0+ |  |
| AIN2/CMP1- |  |
| AIN3/CMP1+ | Open or connect to Vss (Note 2) |
| P00-P03 | Open or connect to Vss (Note 2) |
| P10-P13 |  |

Notes 1: After system is released from reset, port P5 is in an input mode (direction register $\mathrm{FRO}=00002$ )
2: When the $\mathrm{P} 00-\mathrm{P} 03$ and $\mathrm{P} 10-\mathrm{P} 13$ are connected to Vss, turn off their pull-up transistors (register $\mathrm{PUO} \mathrm{i}=$ " 0 ") and also invalidate the key-on wakeup functions (register $\mathrm{K} 0 \mathrm{i}=$ " 0 ") by software. When these pins are connected to Vss while the key-on wakeup functions are left valid, the system fails to return from RAM back-up state. When these pins are open, turn on their pull-up transistors (register PUOi=" 1 ") by software, or set the output latch to " 0 ." Be sure to select the key-on wakeup functions and the pull-up functions with every two pins. If only one of the two pins for the key-on wakeup function is used, turn on their pull-up transistors by software and also disconnect the other pin. ( $\mathrm{i}=0,1,2$, or 3 .)
(Note when the output latch is set to " 0 " and pins are open)

- After system is released from reset, port is in a high-impedance state until it is set the output latch to "0" by software. Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur while the port is in a high-impedance state.
- To set the output latch periodically by software is recommended because value of output latch may change by noise or a program run away (caused by noise).
(Note when connecting to VSS and VDD)
- Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.

PORT FUNCTION

| Port | Pin | Input Output | Output structure | I/O unit | Control instructions | Control registers | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port D | D0-D5 | I/O <br> (8) | N-channel open-drain | 1 | $\begin{aligned} & \text { SD, RD } \\ & \text { SZD } \\ & \text { CLD } \end{aligned}$ | W6 |  |
|  | D6/CNTR0 |  |  |  |  |  |  |
|  | D7/CNTR1 |  |  |  |  |  |  |
| Port P0 | P00-P03 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \end{aligned}$ | N-channel open-drain | 4 | $\begin{aligned} & \text { OPOA } \\ & \text { IAP0 } \end{aligned}$ | PU0, K0 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P1 | P10-P13 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \end{aligned}$ | N-channel open-drain | 4 | $\begin{aligned} & \text { OP1A } \\ & \text { IAP1 } \end{aligned}$ | PU0, K0 | Built-in programmable pull-up functions Key-on wakeup functions (programmable) |
| Port P2 | $\begin{aligned} & \text { P20/SCK } \\ & \text { P21/SouT } \\ & \text { P22/SIN } \end{aligned}$ | Input <br> (3) |  | 3 | IAP2 | J1 |  |
| Port P3 <br> (Note 1) | $\begin{aligned} & \hline \text { P3o/INT0 } \\ & \text { P31/INT1 } \\ & \text { P32, P33 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \end{aligned}$ | N-channel open-drain | 4 | $\begin{aligned} & \text { OP3A } \\ & \text { IAP3 } \end{aligned}$ | 11, I2 | Built-in key-on wakeup function <br> (P3o/INT0, P31/INT1) |
| Port P4 (Note 2) | $\begin{aligned} & \text { P40/AIN4 } \\ & \text {-P43/AIN7 } \end{aligned}$ | $\begin{aligned} & 1 / 0 \\ & (4) \\ & \hline \end{aligned}$ | N-channel open-drain | 4 | $\begin{aligned} & \text { OP4A } \\ & \text { IAP4 } \end{aligned}$ | Q2 |  |
| Port P5 <br> (Note 2) | P50-P53 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \\ & \hline \end{aligned}$ | CMOS | 4 | $\begin{aligned} & \text { OP5A } \\ & \text { IAP5 } \end{aligned}$ | FR0 |  |

Notes 1: The 4513 Group does not have P32 and P33.
2: The 4513 Group does not have these ports.

## DEFINITION OF CLOCK AND CYCLE

- System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bit 3 of the clock control register MR.

Table Selection of system clock

| Register MR <br> MR3 | System clock |
| :---: | :---: |
| 0 | $\mathrm{f}(\mathrm{XIN})$ |
| 1 | $\mathrm{f}(\mathrm{XIN}) / 2$ |

Note: $f(X I N) / 2$ is selected after system is released from reset.

- Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3 . The one instruction clock cycle generates the one machine cycle.

- Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

## PORT BLOCK DIAGRAMS



This symbol represents a parasitic diode on the port $\cdot$ - represents $0,1,2$, or 3 .

PORT BLOCK DIAGRAMS (continued)


Key-on wakeup input

. ---- $\dagger$---- This symbol represents a parasitic diode on the port.

- Applied potential to ports P20-P22 must be VDD.
- i represents 0, 1, 2, or 3.
- The 4513 Group does not have ports P32, P33.

PORT BLOCK DIAGRAMS (continued)


## PORT BLOCK DIAGRAMS (continued)



- ------- This symbol represents a parasitic diode on the port.
- Applied potential to ports Do-D7 must be 12 V .
- i represents 0, 1, 2, or 3 .
- The 4513 Group does not have port P5.


External interrupt circuit structure

## FUNCTION BLOCK OPERATIONS CPU

## (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

## (2) Register A and carry flag

Register $A$ is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.
Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).
It is unchanged with both $A n$ instruction and $A M$ instruction. The value of $A 0$ is stored in carry flag $C Y$ with the RAR instruction (Figure 2).
Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

## (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8 -bit data transfer together with register $A$.
Register E is an 8-bit register. It can be used for 8-bit data transfer with register $B$ used as the high-order 4 bits and register $A$ as the low-order 4 bits (Figure 3).

## (4) Register D

Register D is a 3-bit register.
It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP $p$, BLA p, or BMLA p instruction is executed (Figure 4).


Fig. 1 AMC instruction execution example


Fig. 2 RAR instruction execution example


Fig. 3 Registers A, B and register E


Fig. 4 TABP p instruction execution example

## (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.
The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.
Figure 5 shows the stack registers (SKs) structure.
Figure 6 shows the example of operation at subroutine call.

## (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

## (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.


Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points " 0 " by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used $((S P)=7),(S P)=0$ and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure


Note : Returning to the BM instruction execution address with the RT instruction, and the BM instruction becomes the NOP instruction.

Fig. 6 Example of operation at subroutine call

## (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP $p$ ) is executed.
Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0 ) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).
Make sure that the PCH does not specify after the last page of the built-in ROM.

## (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers $Z$, $X$, and $Y$. Register $Z$ specifies a RAM file group, register $X$ specifies a file, and register $Y$ specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.
When using port D, set the port D bit position to register $Y$ certainly and execute the SD, RD, or SZD instruction (Figure 9).


Fig. 7 Program counter (PC) structure


Fig. 8 Data pointer (DP) structure


Fig. 9 SD instruction execution example

## PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34514M8/E8.

Table 1 ROM size and pages

| Product | ROM size <br> $(\times 10$ bits $)$ | Pages |
| :--- | :---: | :---: |
| M34513M2 | 2048 words | 16 (0 to 15) |
| M34513M4/E4 | 4096 words | $32(0$ to 31$)$ |
| M34513M6 | 6144 words | $48(0$ to 47$)$ |
| M34513M8/E8 | 8192 words | 64 (0 to 63) |
| M34514M6 | 6144 words | $48(0$ to 47$)$ |
| M34514M8/E8 | 8192 words | 64 (0 to 63) |

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.
Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1 -word instruction (BM). Subroutines extending from page 2 to another page can also be called with the $B M$ instruction when it starts on page 2.
ROM pattern (bits 7 to 0 ) of all addresses can be used as data areas with the TABP $p$ instruction.


Fig. 10 ROM map of M34514M8/E8


Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the $S B \mathrm{j}, \mathrm{RB} \mathrm{j}$, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers $Z, X$, and $Y$. Set a value to the data pointer certainly when executing an instruction to access RAM.
Table 2 shows the RAM size. Figure 12 shows the RAM map.

Table 2 RAM size

| Product | RAM size |
| :--- | :--- |
| M34513M2 | 128 words $\times 4$ bits $(512$ bits) |
| M34513M4/E4 | 256 words $\times 4$ bits $(1024$ bits) |
| M34513M6 | 384 words $\times 4$ bits $(1536$ bits) |
| M34513M8/E8 | 384 words $\times 4$ bits $(1536$ bits) |
| M34514M6 | 384 words $\times 4$ bits $(1536$ bits) |
| M34514M8/E8 | 384 words $\times 4$ bits $(1536$ bits) |


| RAM 384 words $\times 4$ bits ( 1536 bits) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Register Z | 0 |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |
|  |  | Register X | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | ----- | 15 | 01 | 2 | 3 | 4 | 56 | 7 |
|  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M34513M6 <br> M34513M8/E8 <br> M34514M6 <br> M34514M8/E8 |  | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & Z=0, X= \\ & Z=1, X= \end{aligned}$ | $\left.\begin{array}{l} =0 \text { to } 15 \\ =0 \text { to } 7 \end{array}\right\}$ |  |  |  |  |  |  |  | ! |  |  |  |  |  |  |  |  |
| M34513M4/E4 $\mathrm{Z}=0, \mathrm{X}=0$ to 15 |  |  |  |  |  |  |  |  |  |  | - | $\rightarrow$ | 256 | wo | rds |  |  |  |
| M34513M2 $\mathrm{Z}=0, \mathrm{X}=0$ to 7 |  |  | $\xrightarrow{\prime} \longrightarrow 128$ words |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 12 RAM map

## INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag $=$ " 1 ")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = " 1 ")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

## (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to " 0 " with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the El instruction is executed.

## (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.
Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.
Table 5 shows the interrupt enable bit function.

## (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to " 0 " when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.
Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.
If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority <br> level | Interrupt name | Activated condition | Interrupt <br> address |
| :---: | :--- | :--- | :--- |
| 1 | External 0 interrupt | Level change of <br> INT0 pin | Address 0 <br> in page 1 |
| 2 | External 1 interrupt | Level change of <br> INT1 pin | Address 2 <br> in page 1 |
| 3 | Timer 1 interrupt | Timer 1 underflow | Address 4 <br> in page 1 |
| 4 | Timer 2 interrupt | Timer 2 underflow | Address 6 <br> in page 1 |
| 5 | Timer 3 interrupt | Timer 3 underflow | Address 8 <br> in page 1 |
| 6 | Timer 4 interrupt | Timer 4 underflow | Address A <br> in page 1 |
| 7 | A-D interrupt | Completion of <br> A-D conversion | Address C <br> in page 1 |
| 8 | Serial I/O interrupt | Completion of <br> serial I/O transfer | Address E <br> in page 1 |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction
struction

| Interrupt name | Request flag | Skip instruction | Enable bit |
| :--- | :---: | :---: | :---: |
| External 0 interrupt | EXF0 | SNZ0 | V10 |
| External 1 interrupt | EXF1 | SNZ1 | V11 |
| Timer 1 interrupt | T1F | SNZT1 | V12 |
| Timer 2 interrupt | T2F | SNZT2 | V13 |
| Timer 3 interrupt | T3F | SNZT3 | V20 |
| Timer 4 interrupt | T4F | SNZT4 | V21 |
| A-D interrupt | ADF | SNZAD | V22 |
| Serial I/O interrupt | SIOF | SNZSI | V23 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
| :---: | :---: | :---: |
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |

## (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)

INTE flag is cleared to " 0 " so that interrupts are disabled.

- Interrupt request flag

Only the request flag for the current interrupt source is cleared to "0."

- Data pointer, carry flag, skip flag, registers A and B

The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

## (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.
Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the El instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the El instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)


Fig. 13 Program example of interrupt processing

| - Program counter (PC) |  |
| :---: | :---: |
|  | Each interrupt address |
| - Stack register (SK) |  |
|  | The address of main routine to be executed when returning |
| - Interrupt enable flag (INTE) |  |
|  | 0 (Interrupt disabled) |
| - Interrupt request flag (only the flag for the current interrupt source) $\qquad$$\square$ |  |
| - Data pointer, carry flag, registers A and B, skip flag |  |
| $\ldots . . .$. Stored in the interrupt stack register (SDP) automatically |  |

Fig. 14 Internal state when interrupt occurs


Fig. 15 Interrupt system diagram

## (6) Interrupt control registers

- Interrupt control register V1

Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V 1 to register A .

- Interrupt control register V2

Interrupt enable bits of timer 3, timer 4, A-D and serial I/O are assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V 2 to register A .

Table 6 Interrupt control registers

| Interrupt control register V1 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | External 1 interrupt enable bit | 0 | Interrupt disabled (SNZ1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZ1 instruction is invalid) |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |
|  | Interrupt control register V2 | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| V23 | Serial I/O interrupt enable bit | 0 | Interrupt disabled (SNZSI instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZSI instruction is invalid) |  |  |
| V22 | A-D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZAD instruction is invalid) |  |  |
| V21 | Timer 4 interrupt enable bit | 0 | Interrupt disabled (SNZT4 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT4 instruction is invalid) |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |

[^1]
## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10-V13 and V20-V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt oc-
curs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).

- When an interrupt request flag is set after its interrupt is enabled (Note 1)


Notes 1: The $4513 / 4514$ Group operates in the middle-speed mode after system is released from reset.
2: The address is stacked to the last cycle.
3: This interval of cycles depends on the executed instruction at the time when each interrupt activated condition is satisfied.

Fig. 16 Interrupt sequence

## EXTERNAL INTERRUPTS

The $4513 / 4514$ Group has two external interrupts (external 0 and external 1). An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).
The external interrupts can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

| Name | Input pin | Activated condition | Valid waveform selection bit |
| :---: | :---: | :---: | :---: |
| External 0 interrupt | P30/INT0 | When the next waveform is input to P30/INT0 pin <br> - Falling waveform ("H" $\rightarrow$ "L") <br> - Rising waveform ("L" $\rightarrow$ "H") <br> - Both rising and falling waveforms | $\begin{aligned} & \mathrm{I} 11 \\ & \mathrm{I} 12 \end{aligned}$ |
| External 1 interrupt | P31/INT1 | When the next waveform is input to P31/INT1 pin <br> - Falling waveform ("H" $\rightarrow$ "L") <br> - Rising waveform ("L" $\rightarrow$ "H") <br> - Both rising and falling waveforms | $\begin{aligned} & \mathrm{I} 21 \\ & \mathrm{I} 22 \end{aligned}$ |



Fig. 17 External interrupt circuit structure

## (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXFO) is set to " 1 " when a valid waveform is input to P30/INT0 pin.
The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with the skip instruction.
The P30/INT0 pin need not be selected the external interrupt input INT0 function or the normal I/O port P3o function. However, the EXF0 flag is set to " 1 " when a valid waveform is input even if it is used as an I/O port P3o.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P30/INT0 pin.
The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
(1) Select the valid waveform with the bits 1 and 2 of register 11.
(2) Clear the EXFO flag to " 0 " with the SNZ0 instruction.
(3) Set the NOP instruction for the case when a skip is performed with the SNZO instruction.
(4) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

## (2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to " 1 " when a valid waveform is input to P31/INT1 pin.
The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.
The P31/INT1 pin need not be selected the external interrupt input INT1 function or the normal I/O port P31 function. However, the EXF1 flag is set to " 1 " when a valid waveform is input even if it is used as an I/O port P31.

- External 1 interrupt activated condition

External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.
The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
(1) Select the valid waveform with the bits 1 and 2 of register 12.
(2) Clear the EXF1 flag to " 0 " with the SNZ1 instruction.
(3) Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
(4) Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to " 1 " and the external 1 interrupt occurs.

## (3) External interrupt control registers

- Interrupt control register I1

Register 11 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAl1 instruction can be used to transfer the contents of register 11 to register A .

- Interrupt control register I2

Register 12 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register $A$ with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register 12 to register $A$.

Table 8 External interrupt control registers

| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 112 | Interrupt valid waveform for INTO pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INTO pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INTO pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | INT0 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INTO pin timer 1 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |
| Interrupt control register I2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| 123 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 122 | Interrupt valid waveform for INT1 pin/ return level selection bit (Note 3) | 0 | Falling waveform ("L" level of INT1 pin is recognized with the SNZI1 instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT1 pin is recognized with the SNZI1 instruction)/"H" level |  |  |
| 121 | INT1 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 120 | INT1 pin timer 3 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of 112 is changed, the external interrupt request flag EXFO may be set. Accordingly, clear EXFO flag with the SNZO instruction.
3: When the contents of 122 is changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the SNZ1 instruction.

## TIMERS

The 4513/4514 Group has the programmable timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value $n$. When it underflows (count to $n+1$ ), a timer interrupt request flag is set to " 1 ," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio ( $n$ ). An interrupt request flag is set to " 1 " after every $n$ count of a count pulse.


Fig. 18 Auto-reload function

The 4513/4514 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1:8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3:8-bit programmable timer
- Timer 4 : 8-bit programmable timer
(Timers 1 to 4 have the interrupt function, respectively)
- 16-bit timer

Prescaler and timers 1 to 4 can be controlled with the timer control registers W1 to W6. The 16-bit timer is a free counter which is not controlled with the control register.
Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prescaler | Frequency divider | - Instruction clock | 4, 16 | - Timer 1, 2, 3 and 4 count sources | W1 |
| Timer 1 | 8-bit programmable binary down counter (link to P3o/INT0 input) | - Prescaler output (ORCLK) | 1 to 256 | - Timer 2 count source <br> - CNTR0 output <br> - Timer 1 interrupt | $\begin{aligned} & \text { W1 } \\ & \text { W6 } \end{aligned}$ |
| Timer 2 | 8-bit programmable binary down counter | - Timer 1 underflow <br> - Prescaler output (ORCLK) <br> - CNTRO input <br> - 16-bit timer underflow | 1 to 256 | - Timer 3 count source <br> - Timer 2 interrupt <br> - CNTRO output | $\begin{aligned} & \text { W2 } \\ & \text { W6 } \end{aligned}$ |
| Timer 3 | 8-bit programmable binary down counter (link to P31/INT1 input) | - Timer 2 underflow <br> - Prescaler output (ORCLK) | 1 to 256 | - Timer 4 count source <br> - Timer 3 interrupt <br> - CNTR1 output | $\begin{aligned} & \text { W3 } \\ & \text { W6 } \end{aligned}$ |
| Timer 4 | 8-bit programmable binary down counter | - Timer 3 underflow <br> - Prescaler output (ORCLK) <br> - CNTR1 input | 1 to 256 | - Timer 4 interrupt <br> - CNTR1 output | $\begin{aligned} & \text { W4 } \\ & \text { W6 } \end{aligned}$ |
| 16-bit timer | 16-bit fixed dividing frequency | - Instruction clock | 65536 | - Watchdog timer <br> (The 15th bit is counted twice) <br> - Timer 2 count source (16-bit timer underflow) |  |



Fig. 19 Timers structure

Table 10 Timer control registers

| Timer control register W1 |  | at reset : 00002 |  |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | Prescaler control bit | 0 |  | Stop (state initialized) |  |  |
|  |  |  | 1 | Operating |  |  |
| W12 | Prescaler dividing ratio selection bit | 0 | 0 | Instruction clock divided by 4 |  |  |
|  |  | 1 | 1 | Instruction clock divided by 16 |  |  |
| W11 | Timer 1 control bit |  | 0 | Stop (state retained) |  |  |
|  |  |  | 1 | Operating |  |  |
| W10 | Timer 1 count start synchronous circuit control bit | 0 | 0 | Count start synchronous circuit not selected |  |  |
|  |  |  | 1 | Count start synchronous circuit selected |  |  |
| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W23 | Timer 2 control bit |  | 0 | Stop (state retained) |  |  |
|  |  |  | 1 | Operating |  |  |
| W22 | Not used |  | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  |  | 1 |  |  |  |
| W21 | Timer 2 count source selection bits | W21 | W20 | Count source |  |  |
|  |  | 0 | 0 | Timer 1 underflow signal |  |  |
|  |  | 0 | 1 | Prescaler output |  |  |
| W20 |  | 1 | 0 | CNTR0 input |  |  |
|  |  | 1 | 1 | 16 bit timer (WDT) underflow signal |  |  |
| Timer control register W3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W33 | Timer 3 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W32 | Timer 3 count start synchronous circuit control bit | 0 |  | Count start synchronous circuit not selected |  |  |
|  |  | 1 |  | Count start synchronous circuit selected |  |  |
| W31 | Timer 3 count source selection bits | W31 | W30 | Count source |  |  |
|  |  | 0 | 0 | Timer 2 underflow signal |  |  |
| W30 |  | 0 | 1 | Prescaler output |  |  |
|  |  | 1 | 0 | Not available |  |  |
|  |  | 1 | 1 | Not available |  |  |
| Timer control register W4 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W43 | Timer 4 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W42 | Not used | 0 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |  |
| W41 | Timer 4 count source selection bits | W41 | W40 | Count source |  |  |
|  |  | 0 | 0 | Timer 3 unde | signal |  |
|  |  | 0 | 1 | Prescaler out |  |  |
| W40 |  | 1 | 0 | CNTR1 inpu |  |  |
|  |  | 1 | 1 | Not available |  |  |
| Timer control register W6 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W63 | CNTR1 output control bit | 0 |  | Timer 3 underflow signal output divided by 2 |  |  |
|  |  |  | 1 | CNTR1 output control by timer 4 underflow signal divided by 2 |  |  |
| W62 | D7/CNTR1 function selection bit |  | 0 | D7(I/O)/CNTR1 input |  |  |
|  |  |  | 1 | CNTR1 (I/O) |  |  |
| W61 | CNTR0 output control bit |  | 0 | Timer 1 underflow signal output divided by 2 |  |  |
|  |  |  | 1 | CNTR0 outp | rol by timer 2 underflow signal div | by 2 |
| W60 | D6/CNTR0 output control bit |  | 0 | D6(I/O)/CNTR0 input |  |  |
|  |  |  | 1 | CNTR0 (I/O)/D6(input) |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (1) Timer control registers

- Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

- Timer control register W2

Register W2 controls the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

- Timer control register W3

Register W3 controls the count operation and count source of timer 3 and the selection of count start synchronous circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

- Timer control register W4

Register W4 controls the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

- Timer control register W6

Register W6 controls the D6/CNTR0 pin and D7/CNTR1 functions, the selection and operation of the CNTR0 and CNTR1 output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A.

## (2) Precautions

Note the following for the use of timers.

- Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

- Count source

Stop timer 1, 2, 3, or 4 counting to change its count source.

- Reading the count value

Stop timer 1, 2, 3, or 4 counting and then execute the TAB1, TAB2, TAB3, or TAB4 instruction to read its data.

- Writing to reload registers R1 and R3

When writing data to reload registers R1 or R3 while timer 1 or timer 3 is operating, avoid a timing when timer 1 or timer 3 underflows.

## (3) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock.
Use the bit 2 of register W 1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to " 0 ."

## (4) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction.
When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.
Timer 1 starts counting after the following process;
(1) set data in timer 1, and
(2) set the bit 1 of register W 1 to " 1 ."

However, P3o/INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."
When a value set in timer 1 is $n$, timer 1 divides the count source signal by $\mathrm{n}+1$ ( $\mathrm{n}=0$ to 255).
Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes " 0 "), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).
Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction. Timer 1 underflow signal divided by 2 can be output from D6/CNTRO pin.

## (5) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register ( R 2 ) with the T2AB instruction.
Timer 2 starts counting after the following process;
(1) set data in timer 2,
(2) select the count source with the bits 0 and 1 of register W2, and (3) set the bit 3 of register W2 to "1."

When a value set in timer 2 is $n$, timer 2 divides the count source signal by $\mathrm{n}+1$ ( $\mathrm{n}=0$ to 255 ).
Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes " 0 "), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).
Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction. The output from D6/CNTR0 pin by timer 2 underflow signal divided by 2 can be controlled.

## (6) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction.
When writing data to reload register R3 with the TR3AB instruction, the downcount after the underflow is started from the setting value of reload register R3.
Timer 3 starts counting after the following process;
(1) set data in timer 3,
(2) select the count source with the bits 0 and 1 of register W3, and (3) set the bit 3 of register W3 to "1."

However, P31/INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 2 of register W3 to " 1 ."
When a value set in timer 3 is $n$, timer 3 divides the count source signal by $n+1$ ( $n=0$ to 255 ).
Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes " 0 "), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).
Data can be read from timer 3 with the TAB3 instruction. When reading the data, stop the counter and then execute the TAB3 instruction. Timer 3 underflow signal divided by 2 can be output from D7/CNTR1 pin.

## (7) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with the timer 4 reload register (R4). Data can be set simultaneously in timer 4 and the reload register (R4) with the T4AB instruction.
Timer 4 starts counting after the following process;
(1) set data in timer 4,
(2) select the count source with the bits 0 and 1 of register W4, and (3) set the bit 3 of register W4 to "1."

When a value set in timer 4 is $n$, timer 4 divides the count source signal by $n+1$ ( $n=0$ to 255 ).
Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes " 0 "), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4, and count continues (auto-reload function).
Data can be read from timer 4 with the TAB4 instruction. When reading the data, stop the counter and then execute the TAB4 instruction. The output from D7/CNTR1 pin by timer 4 underflow signal divided by 2 can be controlled.

## (8) Timer interrupt request flags (T1F, T2F, T3F, and T4F)

Each timer interrupt request flag is set to " 1 " when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, and SNZT4).
Use the interrupt control registers V1, V2 to select an interrupt or a skip instruction.
An interrupt request flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with a skip instruction.

## (9) Timer I/O pin (D6/CNTR0, D7/CNTR1)

D6/CNTR0 pin has functions to input the timer 2 count source, and to output the timer 1 and timer 2 underflow signals divided by 2. D7/ CNTR1 pin has functions to input the timer 4 count source, and to output the timer 3 and timer 4 underflow signals divided by 2.
The selection of D6/CNTR0 pin function can be controlled with the bit 0 of register W6. The selection of D7/CNTR1 pin function can be controlled with the bit 2 of register W6.
The following signals can be selected for the CNTRO output signal with the bit 1 of register W6.

- timer 1 underflow signal divided by 2
- the signal of AND operation between timer 1 underflow signal divided by 2 and timer 2 underflow signal divide by 2
The following signals can be selected for the CNTR1 output signal with the bit 3 of register W6
- timer 3 underflow signal divided by 2
- the signal of AND operation between timer 3 underflow signal divided by 2 and timer 4 underflow signal divide by 2
Timer 2 counts the rising waveform of CNTRO input when the CNTR0 input is selected as the count source.
Timer 4 counts the rising waveform of CNTR1 input when the CNTR1 input is selected as the count source.


## (10) Count start synchronous circuit (timer 1 and 3)

Each of timer 1 and timer 3 has the count start synchronous circuit which synchronizes P30/INT0 pin and P31/INT1 pin, respectively, and can start the timer count operation.
Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by P30/INT0 pin input can be performed by setting the bit 0 of register I1 to "1."
The count start synchronous circuit is set by level change ("H" $\rightarrow$ "L" or "L" $\rightarrow$ " H ") of P3o/INT0 pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register 11 as follows;

- 111 = "0": Synchronized with one-sided edge (falling or rising)
- 111 = " 1 ": Synchronized with both edges (both falling and rising)

When register $111=$ " 0 " (synchronized with the one-sided edge), the rising or falling waveform can be selected by bit 2 of register 11 ;

- $112=$ " 0 ": Falling waveform
- 112 = " 1 ": Rising waveform

Timer 3 count start synchronous circuit function is selected by setting the bit 2 of register W3 to "1." The control by P31/INT1 pin input can be performed by setting the bit 0 of register I 2 to " 1. ."
The count start synchronous circuit is set by level change ("H" $\rightarrow$ "L" or "L" $\rightarrow$ "H") of P31/INT1 pin input. This valid waveform is selected by bits 1 ( I 21 ) and 2 ( I 22 ) of register I 2 as follows;

- I21 = "0": Synchronized with one-sided edge (falling or rising)
- 121 = "1": Synchronized with both edges (both falling and rising)

When register $\mathrm{I} 21=$ " 0 " (synchronized with the one-sided edge), the rising or falling waveform can be selected by bit 2 of register I2;

- $122=$ " 0 ": Falling waveform
- I 22 = " 1 ": Rising waveform

When timer 1 and timer 3 count start synchronous circuits are used, the count start synchronous circuits are set, the count source is input to each timer by inputting valid waveform to P30/INT0 pin and P31/INT1 pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program runs wild. Watchdog timer consists of a 16-bit timer (WDT), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).
The timer WDT downcounts the instruction clocks as the count source. The underflow signal is generated when the count value reaches "000016." This underflow signal can be used as the timer 2 count source.
When the WRST instruction is executed after system is released from reset, the WEF flag is set to " 1 ". At this time, the watchdog timer starts operating.

When the count value of timer WDT reaches "BFFF16" or "3FFF16," the WDF1 flag is set to "1." If the WRST instruction is never executed while timer WDT counts 32767, WDF2 flag is set to "1," and the $\overline{R E S E T}$ pin outputs " $L$ " level to reset the microcomputer. Execute the WRST instruction at each period of 32766 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.
To prevent the WDT stopping in the event of misoperation, WEF flag is designed not to initialize once the WRST instruction has been executed. Note also that, if the WRST instruction is never executed, the watchdog timer does not start.


## Fig. 20 Watchdog timer function

The contents of WEF, WDF1 and WDF2 flags and timer WDT are initialized at the RAM back-up mode.
If WDF2 flag is set to " 1 " at the same time that the microcomputer enters the RAM back-up state, system reset may be performed. When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 21)


Fig. 21 Program example to enter the RAM back-up mode when using the watchdog timer

## SERIAL I/O

The $4513 / 4514$ Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.
Serial I/O consists of;

- serial I/O register SI
- serial I/O mode register J1
- serial I/O transmission/reception completion flag (SIOF)
- serial I/O counter

Registers $A$ and $B$ are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer. The pin functions of the serial I/O pins can be set with the register $J 1$.

Table 11 Serial I/O pins

| Pin | Pin function when selecting serial I/O |
| :--- | :--- |
| P20/ScK | Clock I/O (SCK) |
| P21/Sout | Serial data output (SOUT) |
| P22/SIN | Serial data input (SIN) |

Note: Input ports P20-P22 can be used regardless of register J1.


Note: The output structure of Sck and Sout pins is N-channel open-drain.
Fig. 22 Serial I/O structure
Table 12 Serial I/O mode register

|  | Serial I/O mode register J1 |  | reset : 00002 | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| J13 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| J12 | Serial I/O internal clock dividing ratio selection bit | 0 | Instruction clock signal divided by 8 |  |  |
|  |  | 1 | Instruction clock signal divided by 4 |  |  |
| J11 | Serial I/O port selection bit | 0 | Input ports P20, P21, P22 selected |  |  |
|  |  | 1 | Serial I/O ports Sck, Sout, Sin/input ports P20, P21, P22 selected |  |  |
| J10 | Serial I/O synchronous clock selection bit | 0 | External clock |  |  |
|  |  | 1 | Internal clock (instruction clock divided by 4 or 8) |  |  |

[^2]

Fig. 23 Serial I/O register state when transferring

## (1) Serial I/O register SI

Serial I/O register SI is the 8 -bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and $B$ with the TSIAB instruction. The contents of register $A$ is transmitted to the low-order 4 bits of register SI , and the contents of register B is transmitted to the high-order 4 bits of register SI . During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0 ) of register SI , and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).
When register SI is used as a work register without using serial I/O, pull up the Sck pin or set the pin function to an input port P2o.

## (2) Serial $1 / O$ transmission/reception completion flag (SIOF)

Serial I/O transmission/reception completion flag (SIOF) is set to " 1 " when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The SIOF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to " 0 " and then serial I/O transmission/reception is started.

## (4) Serial I/O mode register J1

Register J1 controls the synchronous clock, P20/SCK, P21/Sout and $\mathrm{P} 22 / \mathrm{SIN}$ pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J 1 to register A .

## (5) How to use serial I/O

Figure 24 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the
wiring between each pin with a resistor. Figure 25 shows the data transfer timing and Table 13 shows the data transfer sequence.


Fig. 24 Serial I/O connection example


Fig. 25 Timing of serial I/O data transfer

Table 13 Processing sequence of data transfer from master to slave

| Master (transmission) | Slave (reception) |
| :---: | :---: |
| [Initial setting] | [Initial setting] |
| - Setting the serial I/O mode register J1 and interrupt control register V2 shown in Figure 24. | - Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 24. |
| $\mathrm{T} \overline{\mathrm{J} 1} \mathrm{~A}$ and $\overline{\mathrm{T}} \mathrm{V} 2 \mathrm{~A}$ instructions | $\overline{\mathrm{T}}$ Ј1A $\overline{\text { and }} \overline{\text { TV }}$ 2 $\overline{2 A}$ instructions |
| - Setting the port received the reception enable signal (SRDY) to the input mode. <br> (Port D5 is used in this example) | - Setting the port transmitted the reception enable signal ( $\overline{\text { SRDY }})$ and outputting "H" level (reception impossible). <br> (Port D5 is used in this example) |
| $\overline{\text { S }}$ instruction | $\overline{S D} \overline{\text { instruction }}$ |
| * [Transmission enable state] | *[Reception enable state] |
| - Storing transmission data to serial I/O register SI. | - The SIOF flag is cleared to " 0 ." |
| TSIAB instruction | SST instruction |
|  | - "L" level (reception possible) is output from port D5. |
|  | RD instruction |
| [Transmission] | [Reception] |
| -Check port D5 is "L" level. |  |
| SZD instruction |  |
| - Serial transfer starts. |  |
| SST instruction |  |
| -Check transmission completes. | - Check reception completes. |
| SNZSI instruction | SNZSI instruction |
| $\bullet$ Wait (timing when continuously transferring) | - "H" level is output from port $\overline{\text { D } 5}$. |
|  | SD instruction |
|  | [Data processing] |

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from *. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to " 1 " when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."

## A-D CONVERTER

The 4513/4514 Group has a built-in A-D conversion circuit that performs conversion by 10-bit successive comparison method. Table 14 shows the characteristics of this A-D converter. This AD converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 14 A-D converter characteristics

| Parameter | Characteristics |
| :--- | :--- |
| Conversion format | Successive comparison method |
| Resolution | 10 bits |
| Relative accuracy | Linearity error: $\pm 2 \mathrm{LSB}$ |
|  | Non-linearity error: $\pm 0.9 \mathrm{LSB}$ |
| Conversion speed | $46.5 \mu$ s (High-speed mode at 4.0 MHz <br> oscillation frequency) |
| Analog input pin | 4 for 4513 Group |
|  | 8 for 4514 Group |



Fig. 26 A-D conversion circuit structure

Table 15 A-D control registers

|  | A-D control register Q1 | at reset : 00002 |  |  |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q13 | Not used | 1 |  | This bit has no function, but read/write is enabled. |  |  |  |
|  |  |  |  |  |  |  |  |
| Q12 | Analog input pin selection bits (Note 2) | Q12Q11 Q10 |  | Selected pins |  |  |  |
|  |  | 00 | 0 | AIno |  |  |  |
|  |  | 0 | 1 | AIN1 |  |  |  |
| Q11 |  | 0 | 0 | AIN2 |  |  |  |
|  |  | 0 1 | 1 | AIN3 |  |  |  |
|  |  | 11 0 <br> 1 0 | 0 | AIN4 (Not available for the 4513 Group) |  |  |  |
| Q10 |  | 1 0 <br> 1  | 1 | AIN5 (Not available for the 4513 Group) |  |  |  |
|  |  | 1 | 0 | AIn6 (Not available for the 4513 Group) |  |  |  |
|  |  | 11 | 1 | AIN7 (Not available for the 4513 Group) |  |  |  |
| A-D control register Q2 |  | at reset : 00002 |  |  |  | at RAM back-up : state retained | R/W |
| Q23 | A-D operation mode selection bit | 0 |  | A-D conversion mode |  |  |  |
|  |  | 1 |  | Comparator mode |  |  |  |
| Q22 | P43/AIN7 and P42/AIn6 pin function selection bit (Not used for the 4513 Group) | 0 |  | P43, P42 (read/write enabled for the 4513 Group) |  |  |  |
|  |  | 1 |  | Aln7, Aln6/P43, P42 (read/write enabled for the 4513 Group) |  |  |  |
| Q21 | P41/AIN5 pin function selection bit (Not used for the 4513 Group) | 0 |  | P41 | (read/write enabled for the 4513 Group) |  |  |
|  |  | 1 |  | Alns/P41 | (read/write enabled for the 4513 Group) |  |  |
| Q20 | P40/AIN4 pin function selection bit (Not used for the 4513 Group) | 0 |  | P40 | (read/write enabled for the 4513 Group) |  |  |
|  |  | 1 |  | Aln4/P40 | (read/write enabled for the 4513 Group) |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: Select AIN4-AIN7 with register Q1 after setting register Q2.

## (1) Operating at A-D conversion mode

The A-D conversion mode is set by setting the bit 3 of register Q2 to " 0 ."

## (2) Successive comparison register AD

Register AD stores the A-D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register $B$ and register $A$ with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register $A$ with the TALA instruction. However, do not execute this instruction during AD conversion.
When the contents of register AD is $n$, the logic value of the comparison voltage Vref generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$
\text { Vref }=\frac{V D D}{1024} \times n
$$

n : The value of register $A D(\mathrm{n}=0$ to 1023)

## (4) A-D conversion start instruction (ADST)

A-D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register $A D$.

## (5) A-D control register Q1

Register Q1 is used to select one of analog input pins. The 4513 Group does not have AIN4-AIN7. Accordingly, do not select these pins with register Q1.

## (6) A-D control register Q2

Register Q2 is used to select the pin function of P40/AIN4, P41/ AIN5, P42/AIN6, and P43/AIN7. The A-D conversion mode is selected when the bit 3 of register Q2 is " 0 ," and the comparator mode is selected when the bit 3 of register Q2 is "1." After set this register, select the analog input with register Q1.
Even when register Q2 is used to set the pins for analog input, P40/AIN4-P43/AIN7 continue to function as P40-P43 I/O. Accordingly, when any of them are used as I/O port P4 and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, for the port input, the port input function of the pin functions as analog input is undefined.

## (3) A-D conversion completion flag (ADF)

A-D conversion completion flag (ADF) is set to " 1 " when A-D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The ADF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

RenesasTechnology Corp.

## (7) Operation description

A-D conversion is started with the A-D conversion start instruction (ADST). The internal operation during A-D conversion is as follows:
(1) When A-D conversion starts, the register AD is cleared to "00016."
(2) Next, the topmost bit of the register AD is set to " 1 ," and the comparison voltage Vref is compared with the analog input voltage Vin.
(3) When the comparison result is Vref < Vin, the topmost bit of the register AD remains set to " 1 ." When the comparison result is Vref > VIN, it is cleared to " 0 ."

The $4513 / 4514$ Group repeats this operation to the lowermost bit of the register $A D$ to convert an analog value to a digital value. A-D conversion stops after 62 machine cycles ( $46.5 \mu \mathrm{~s}$ when $\mathrm{f}(\mathrm{XIN})=$ 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A-D interrupt activated condition is satisfied and the ADF flag is set to " 1 " as soon as A-D conversion completes (Figure 27).

Table 16 Change of successive comparison register AD during A-D conversion

*1: 1st comparison result
*3: 3rd comparison result
*9: 9th comparison result
*2: 2nd comparison result
*8: 8th comparison result
*A: 10th comparison result

## (8) A-D conversion timing chart

Figure 27 shows the A-D conversion timing chart.


Fig. 27 A-D conversion timing chart

## (9) How to use A-D conversion

How to use A-D conversion is explained using as example in which the analog input from P4o/AIN4 pin is A-D converted, and the highorder 4 bits of the converted data are stored in address $M(Z, X, Y)$ $=(0,0,0)$, the middle-order 4 bits in address $M(Z, X, Y)=(0,0,1)$, and the low-order 2 bits in address $M(Z, X, Y)=(0,0,2)$ of RAM. The A-D interrupt is not used in this example.
(1) After selecting the AIN4 pin function with the bit 0 of the register Q2, select AIN4 pin and A-D conversion mode with the register Q1 (refer to Figure 28).
(2) Execute the ADST instruction and start A-D conversion.
(3) Examine the state of ADF flag with the SNZAD instruction to determine the end of A-D conversion.
(4) Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
(5) Transfer the contents of register $A$ to $M(Z, X, Y)=(0,0,2)$.
(6) Transfer the high-order 8 bits of converted data to registers A and $B$ (TABAD instruction).
(7) Transfer the contents of register $A$ to $M(Z, X, Y)=(0,0,1)$.
(8) Transfer the contents of register $B$ to register $A$, and then, store into $M(Z, X, Y)=(0,0,0)$.

$X$ : Set an arbitrary value
Fig. 28 Setting registers

## (10) Operation at comparator mode

The A-D converter is set to comparator mode by setting bit 3 of the register Q2 to "1."
Below, the operation at comparator mode is described.

## (11) Comparator register

In comparator mode, the built-in DA comparator is connected to the comparator register as a register for setting comparison voltages. The contents of register $B$ is stored in the high-order 4 bits of the comparator register and the contents of register $A$ is stored in the low-order 4 bits of the comparator register with the TADAB instruction.
When changing from A-D conversion mode to comparator mode, the result of $A-D$ conversion (register AD) is undefined.
However, because the comparator register is separated from register $A D$, the value is retained even when changing from comparator mode to A-D conversion mode. Note that the comparator register can be written and read at only comparator mode.
If the value in the comparator register is $n$, the logic value of comparison voltage Vref generated by the built-in DA converter can be determined from the following formula:
[Logic value of comparison voltage Vref
$V_{\text {ref }}=\frac{\text { VDD }}{256} \times n$
n : The value of register $A D(\mathrm{n}=0$ to 255)

## (12) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A-D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.
The ADF flag is cleared to " 0 " when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (13) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.
The comparator stops 8 machine cycles after it has started ( $6 \mu \mathrm{~s}$ at $f(X I N)=4.0 \mathrm{MHz}$ in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to " 1 ."

## (14) Notes for the use of A-D conversion 1

Note the following when using the analog input pins also for I/O port P4 functions:

- Even when P40/AIN4-P43/AIN7 are set to pins for analog input, they continue to function as P40-P43 I/O. Accordingly, when any of them are used as I/O port P4 and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.
- TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register $A D$ is transferred to the high-order 2 bits of register $A$, simultaneously, the low-order 2 bits of register $A$ is " 0 ."


Fig. 29 Comparator operation timing chart

## (15) Notes for the use of A-D conversion 2

Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with bit 3 of register Q2 while A-D converter is operating.
When the operating mode of A-D converter is changed from the comparator mode to A-D conversion mode with the bit 3 of register Q2, note the following;

- Clear bit 2 of register V2 to " 0 " to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode with the bit 3 of register Q2.
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to register Q2, and execute the SNZAD instruction to clear the ADF flag.


## (16) Definition of A-D converter accuracy

The A-D conversion accuracy is defined below (refer to Figure 30).

- Relative accuracy
(1) Zero transition voltage ( $\mathrm{V}_{\mathrm{OT}}$ )

This means an analog input voltage when the actual A-D conversion output data changes from "0" to " 1 ."
(2) Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A-D conversion output data changes from "1023" to "1022."
(3) Linearity error This means a deviation from the line between Vot and VFST of a converted value between Vot and VFST.
(4) Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between Vot and VFST by 1 LSB at the relative accuracy.

- Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A-D conversion characteristics.


Fig. 30 Definition of A-D conversion accuracy

Vn: Analog input voltage when the output data changes from " $n$ " to " $n+1$ " ( $n=0$ to 1022)

- 1LSB at relative accuracy $\rightarrow \frac{\text { VFST-V0T }}{1022}$ (V)
-1LSB at absolute accuracy $\rightarrow \frac{\text { VDD }}{1024}$ (V)


## VOLTAGE COMPARATOR

The 4513/4514 Group has 2 voltage comparator circuits that perform comparison of voltage between 2 pins. Table 17 shows the characteristics of this voltage comparison.

Table 17 Voltage comparator characteristics

| Parameter | Characteristics |
| :--- | :--- |
| Voltage comparator function | 2 circuits (CMP0, CMP1) |
| Input pin | CMP0-, CMP0+ <br> (also used as AIN0, AIN1) |
|  | CMP1-, CMP1+ <br> (also used as AIN2, AIN3) |
|  | 3.0 V to 5.5 V |
| Input voltage | 0.3 VDD to 0.7 VDD |
| Comparison check error | Typ. 20 mV , Max. 100 mV |
| Response time | Max. $20 ~ \mu \mathrm{~s}$ |



Note: Bits 0 and 1 of register Q3 can be only read.

Fig. 31 Voltage comparator structure

Table 18 Voltage comparator control register Q3

| Voltage comparator control register Q3 (Note 2) |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Q33 | Voltage comparator (CMP1) control bit | 0 | Voltage comparator (CMP1) invalid |  |  |
|  |  | 1 | Voltage comparator (CMP1) valid |  |  |
| Q32 | Voltage comparator (CMPO) control bit | 0 | Voltage comparator (CMPO) invalid |  |  |
|  |  | 1 | Voltage comparator (CMPO) valid |  |  |
| Q31 | CMP1 comparison result store bit | 0 | CMP1-> CMP1+ |  |  |
|  |  | 1 | CMP1- < CMP1+ |  |  |
| Q30 | CMP0 comparison result store bit | 0 | CMPO-> CMPO+ |  |  |
|  |  | 1 | CMP0- < CMP0+ |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: Bits 0 and 1 of register Q3 can be only read.

## (1) Voltage comparator control register Q3

Register Q3 controls the function of the voltage comparator.
The function of the voltage comparator CMPO becomes valid by setting bit 2 of register Q3 to "1," and becomes invalid by setting bit 2 of register Q3 to "0." The comparison result of the voltage comparator CMPO is stored into bit 0 of register Q3.
The function of the voltage comparator CMP1 becomes valid by setting bit 3 of register Q3 to "1," and becomes invalid by setting bit 3 of register Q3 to "0." The comparison result of the voltage comparator CMP1 is stored into bit 1 of register Q3.

## (2) Operation description of voltage comparator

The voltage comparator function becomes valid by setting each control bit of register Q3 to "1" and compares the voltage of the input pin. The comparison result is stored into each comparison result store bit of register Q3.
The comparison result is as follows;

- When CMP0-> CMP0+, Q30 = " 0 "

When CMP0- < CMP0+, Q30 = " 1 "

- When CMP1-> CMP1 +, Q31 = "0"

When CMP1- < CMP1 +, Q31 = "1"

## (3) Precautions

When the voltage comparator is used, note the following;

- Voltage comparator function

When the voltage comparator function is valid with the voltage comparator control register Q3, it is operating even in the RAM back-up mode. Accordingly, be careful about such state because it causes the increase of the operation current in the RAM backup mode.
In order to reduce the operation current in the RAM back-up mode, invalidate (bits 2 and 3 of register Q3 = " 0 ") the voltage comparator function by software before the POF instruction is executed.
Also, while the voltage comparator function is valid, current is always consumed by voltage comparator. On the system required for the low-power dissipation, invalidate the voltage comparator by software when it is unused.

- Register Q3

Bits 0 and 1 of register Q3 can be only read. Note that they cannot be written.

- Reading the comparison result of voltage comparator Read the voltage comparator comparison result from register Q3 after the voltage comparator response time (max. $20 \mu \mathrm{~s}$ ) is passed from the voltage comparator function becomes valid.


## RESET FUNCTION

System reset is performed by applying "L" level to $\overline{\text { RESET }}$ pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.
Then when "H" level is applied to RESET pin, software starts from address 0 in page 0 .


Note: It depends on the internal state of the microcomputer when reset is performed.

Fig. 32 Reset release timing


Fig. 33 RESET pin input waveform and reset operation

## (1) Power-on reset

Reset can be performed automatically at power on (power-on reset) by connecting resistors, a diode, and a capacitor to RESET pin. Connect $\overline{\text { RESET pin }}$ and the external circuit at the shortest distance.



Power-on

Note: -- - $<$ - - - This symbol represents a parasitic diode.
Applied potential to RESET pin must be VDD or less.

Fig. 34 Power-on reset circuit example

## (2) Internal state at reset

Table 19 shows port state at reset, and Figure 35 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 35 are undefined, so set the initial value to them.

Table 19 Port state at reset

| Name | Function | State |
| :---: | :---: | :---: |
| D0-D5 | D0-D5 | mpedance (Not |
| D6/CNTR0, D7/CNTR1 | D6, D7 | gh impedance (Note) |
| P00-P03 | P00-P03 | High impedance (Notes 1, 2) |
| P10-P13 | P10-P13 | , |
| P20/Sck, P21/Sout, P22/Sin | P20-P22 | High impedance |
| P30/INT0, P31/INT1 | P30, P31 | High impedance (Note 1) |
| P32, P33 (Note 4) | P32, P33 |  |
| P40/AIN4-P43/AIN7 (Note 4) | P40-P43 | High impedance (Note 1) |
| P50-P53 (Note 4) | P50-P53 | High impedance (Note 3) |

Notes 1: Output latch is set to "1."
2: Pull-up transistor is turned OFF.
3: After system is released from reset, port P5 is in the input mode. (Direction register FR0 $=00002$ )
4: The 4513 Group does not have these ports.


Fig. 35 Internal state at reset

## VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.


Note: The output structure of $\overline{\text { RESET }}$ pin is N-channel open-drain.

Fig. 36 Voltage drop detection reset circuit


Fig. 37 Voltage drop detection circuit operation waveform

## RAM BACK-UP MODE

The 4513/4514 Group has the RAM back-up mode.
When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.
As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 20 shows the function and states retained at RAM back-up. Figure 38 shows the state transition.

## (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag $(P)$ with the SNZP instruction.

## (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0 . In this case, the $P$ flag is " 1. ."

## (3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop.

In this case, the P flag is " 0 ."

Table 20 Functions and states retained at RAM back-up

| Function | RAM back-up |
| :---: | :---: |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | $\times$ |
| Contents of RAM | O |
| Port level | $\bigcirc$ |
| Timer control register W1 | $\times$ |
| Timer control registers W2 to W4, W6 | O |
| Clock control register MR | $\times$ |
| Interrupt control registers V1, V2 | $\times$ |
| Interrupt control registers I1, I2 | O |
| Timer 1 function | $\times$ |
| Timer 2 function | (Note 3) |
| Timer 3 function | (Note 3) |
| Timer 4 function | (Note 3) |
| A-D conversion function | $\times$ |
| A-D control registers Q1, Q2 | $\bigcirc$ |
| Voltage comparator function | O (Note 5) |
| Voltage comparator control register Q3 | 0 |
| Serial I/O function | $\times$ |
| Serial I/O mode register J1 | $\bigcirc$ |
| Pull-up control register PU0 | 0 |
| Key-on wakeup control register K0 | 0 |
| Direction register FR0 | 0 |
| External 0 interrupt request flag (EXF0) | $\times$ |
| External 1 interrupt request flag (EXF1) | $\times$ |
| Timer 1 interrupt request flag (T1F) | $\times$ |
| Timer 2 interrupt request flag (T2F) | (Note 3) |
| Timer 3 interrupt request flag (T3F) | (Note 3) |
| Timer 4 interrupt request flag (T4F) | (Note 3) |
| Watchdog timer flags (WDF1, WDF2) | $\times($ Note 4) |
| Watchdog timer enable flag (WEF) | $\times$ (Note 4) |
| 16-bit timer (WDT) | $\times$ (Note 4) |
| A-D conversion completion flag (ADF) | $\times$ |
| Serial I/O transmission/reception completion flag (SIOF) | $\times$ |
| Interrupt enable flag (INTE) | $\times$ |

Notes 1:"O" represents that the function can be retained, and " $\triangle$ " represents that the function is initialized.
Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is initialized to " 7 " at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
5: The state is retained when the voltage comparator function is selected with the voltage comparator control register Q3.

## (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 21 shows the return condition for each return source.

## (5) Ports P0 and P1 control registers

- Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TKOA instruction. In addition, the TAKO instruction can be used to transfer the contents of register K0 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P0 and P1 pull-up transistor. Set the contents of this register through register A with the TPUOA instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PUO to register A.

Table 21 Return source and return condition

| Return source |  | Return condition | Remarks |
| :---: | :---: | :---: | :---: |
|  | Ports P0, P1 | Return by an external falling edge input ("H" $\rightarrow$ "L"). | Set the port using the key-on wakeup function selected with register K0 to "H" level before going into the RAM back-up state because the port P0 shares the falling edge detection circuit with port P1. |
|  | Port P30/INT0 | Return by an external "H" level or "L" level input. <br> The EXF0 flag is not set. | Select the return level ("L" level or "H" level) with the bit 2 of register I1 according to the external state before going into the RAM back-up state. |
|  | Port P31/INT1 | Return by an external "H" level or "L" level input. <br> The EXF1 flag is not set. | Select the return level ("L" level or "H" level) with the bit 2 of register I2 according to the external state before going into the RAM back-up state. |



Stabilizing time (a):Time required to stabilize the $f(X I N)$ oscillation is automatically generated by hardware.

Fig. 38 State transition


Fig. 39 Set source and clear source of the $P$ flag


Fig. 40 Start condition identified example using the SNZP instruction

Table 22 Key-on wakeup control register, pull-up control register, and interrupt control register

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Pins P12 and P13 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Pins P10 and P11 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Pins P02 and P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Pins P00 and P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| PU03 | Pins P12 and P13 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU02 | Pins P10 and P11 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU01 | Pins P 02 and P 03 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU00 | Pins P00 and P01 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| 113 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 112 | Interrupt valid waveform for INTO pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INTO pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INTO pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | INT0 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INTO pin timer 1 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |
| Interrupt control register I2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| 123 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 122 | Interrupt valid waveform for INT1 pin/ return level selection bit (Note 3) | 0 | Falling waveform ("L" level of INT1 pin is recognized with the SNZI1 instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT1 pin is recognized with the SNZI1 instruction)/"H" level |  |  |
| 121 | INT1 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 120 | INT1 pin timer 3 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of 112 is changed, the external interrupt request flag EXFO may be set. Accordingly, clear EXFO flag with the SNZO instruction.
3: When the contents of 122 is changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the SNZ1 instruction.

## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- System clock generating circuit
- Control circuit to stop the clock oscillation
- Control circuit to switch the middle-speed mode and high-speed mode
- Control circuit to return from the RAM back-up state


Note: The wait time control circuit is used to generate the time required to stabilize the $f(X I N)$ oscillation.

Fig. 41 Clock control circuit structure

Table 23 Clock control register MR

| Clock control register MR |  | at reset : 10002 |  | at RAM back-up : 10002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | System clock selection bit | 0 | $f($ XIN ) (high-speed mode) |  |  |
|  |  | 1 | $f(X \mathrm{IN}) / 2$ (middle-speed mode) |  |  |
| MR2 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| MR1 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| MRo | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |

Note : "R" represents read enabled, and "W" represents write enabled.

Clock signal $f(X I N)$ is obtained by externally connecting a ceramic resonator.
Connect this external circuit to pins XIN and Xout at the shortest distance. A feedback resistor is built in between pins XIN and Xout. When an external clock signal is input, connect the clock source to XIN and leave XOUT open. When using an external clock, the maximum value of external clock oscillating frequency is shown in Table 24.


Fig. 42 Ceramic resonator external circuit


Fig. 43 External clock input circuit

Table 24 Maximum value of external clock oscillation frequency

|  |  | Supply voltage | Oscillation frequency (duty ratio) |
| :---: | :---: | :---: | :---: |
| Mask ROM version | Middle-speed mode | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V | 3.0 MHz ( 40 \% to $60 \%$ ) |
|  | High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 3.0 MHz (40 \% to 60 \%) |
|  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 1.0 MHz (40 \% to $60 \%$ ) |
|  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V | 0.8 MHz (40 \% to 60 \%) |
| One Time PROM version | Middle-speed mode | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 3.0 MHz (40 \% to 60 \%) |
|  | High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 3.0 MHz (40 \% to 60 \%) |
|  |  | V DD $=2.5 \mathrm{~V}$ to 5.5 V | 1.0 MHz (40 \% to $60 \%$ ) |

## ROM ORDERING METHOD

1.Mask ROM Order Confirmation Form*
2.Mark Specification Form*
3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).

## LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. $0.1 \mu \mathrm{~F}$ ) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as Vpp pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about $5 \mathrm{k} \Omega$ in series at the shortest distance.

## (2) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.
(3) Timer count source

Stop timer 1, 2, 3, or 4 counting to change its count source.

## (4) Reading the count value

Stop timer 1, 2, 3, or 4 counting and then execute the TAB1, TAB2, TAB3, or TAB4 instruction to read its data.
(5) Writing to reload registers R1 and R3

When writing data to reload registers R1 or R3 while timer 1 or timer 3 is operating, avoid a timing when timer 1 or timer 3 underflows.

## (6)P30/INTO pin

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

- Clear the bit 0 of register V1 to " 0 " before the interrupt valid waveform of P3o/INT0 pin is changed with the bit 2 of register 11 (refer to Figure 44(1).
- Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXFO) may be set when the interrupt valid waveform is changed. Accordingly, clear bit 2 of register I1, and execute the SNZO instruction to clear the EXFO flag after executing at least one instruction (refer to Figure 44(2))
!
!
LA 4 ; (XXX02)
LA 4 ; (XXX02)
TV1A ; The SNZ0 instruction is valid ..........(1)
TV1A ; The SNZ0 instruction is valid ..........(1)
LA 4
LA 4
TI1A ; Interrupt valid waveform is changed
TI1A ; Interrupt valid waveform is changed
NOP .................................................. (2)
NOP .................................................. (2)
SNZO ; The SNZO instruction is executed
SNZO ; The SNZO instruction is executed
NOP
NOP
X : this bit is not related to the setting of INT0 pin.
X : this bit is not related to the setting of INT0 pin.

Fig. 44 External 0 interrupt program example

## (7) P31/INT1 pin

When the interrupt valid waveform of P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

- Clear the bit 1 of register V1 to " 0 " before the interrupt valid waveform of P31/INT1 pin is changed with the bit 2 of register I2 (refer to Figure 45 (3).
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the interrupt valid waveform is changed. Accordingly, clear bit 2 of register I2 and execute the SNZ1 instruction to clear the EXF1 flag after executing at least one instruction (refer to Figure 454).

\[

\]

Fig. 45 External 1 interrupt program example
8 One Time PROM version
The operating power voltage of the One Time PROM version is 2.5 V to 5.5 V .
(9) Multifunction

The input of D6, D7, P20-P22, I/O of P30 and P31, input of CMP0-, CMP0+, CMP1-, CMP1+, and I/O of P40-P43 can be used even when CNTR0, CNTR1, Sck, Sout, Sin, INT0, INT1, Ain0-Ain3 and Ain4-Ain7 are selected.

## (10) A-D converter-1

When the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode with the bit 3 of register Q2 in a program, be careful about the following notes.

- Clear the bit 2 of register V2 to " 0 " to change the operating mode of the A-D converter from the comparator mode to the A-D conversion mode with the bit 3 of register Q2 (refer to Figure 46⑤).
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to register Q2, and execute the SNZAD instruction to clear the ADF flag.
Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q2 during operating the A-D converter.


Fig. 46 A-D converter operating mode program example
(11)A-D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A-D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor ( $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ) to analog input pins (Figure 47).

When the overvoltage applied to the A-D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 48. In addition, test the application products sufficiently.


Apply the voltage withiin the specifications to an analog input pin.

Fig. 47 Analog input external circuit example-1


Fig. 48 Analog input external circuit example-2
(12) POF instruction

Execute the POF instruction immediately after executing the EPOF instruction to enter the RAM back-up.
Note that system cannot enter the RAM back-up state when executing only the POF instruction.
Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction.
(13) Analog input pins

Note the following when using the analog input pins also for I/O port P4 functions:

- Even when P40/AIn4-P43/AIN7 are set to pins for analog input, they continue to function as P40-P43 I/O. Accordingly, when any of them are used as I/O port P4 and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.
- TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register $A$, simultaneously, the low-order 2 bits of register $A$ is " 0 ."
(14)Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.
(15) Port P3

In the 4513 Group, when the IAP3 instruction is executed, note that the high-order 2 bits of register A is undefined.

[^3]```
(17) Register Q3
Bits 0 and 1 of register Q3 can be only read. Note that they cannot be written.
```

(18) Reading the comparison result of voltage comparator

Read the voltage comparator comparison result from register Q3 after the voltage comparator response time (max. $20 \mu \mathrm{~s}$ ) is passed from the voltage comparator function become valid.

## SYMBOL

The symbols shown below are used in the following instruction function table and instruction list.

| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| A | Register A (4 bits) | T1F | Timer 1 interrupt request flag |
| B | Register B (4 bits) | T2F | Timer 2 interrupt request flag |
| DR | Register D (3 bits) | T3F | Timer 3 interrupt request flag |
| E | Register E (8 bits) | T4F | Timer 4 interrupt request flag |
| Q1 | A-D control register Q1 (4 bits) | WDF1 | Watchdog timer flag |
| Q2 | A-D control register Q2 (4 bits) | WEF | Watchdog timer enable flag |
| Q3 | Voltage comparator control register Q3 (4 bits) | INTE | Interrupt enable flag |
| AD | Successive comparison register AD (10 bits) | EXFO | External 0 interrupt request flag |
| J1 | Serial I/O mode register J1 (4 bits) | EXF1 | External 1 interrupt request flag |
| SI | Serial I/O register SI (8 bits) | P | Power down flag |
| V1 | Interrupt control register V1 (4 bits) | ADF | A-D conversion completion flag |
| V2 | Interrupt control register V2 (4 bits) | SIOF | Serial I/O transmission/reception completion flag |
| 11 | Interrupt control register I1 (4 bits) |  |  |
| 12 | Interrupt control register I2 (4 bits) | D | Port D (8 bits) |
| W1 | Timer control register W1 (4 bits) | P0 | Port P0 (4 bits) |
| W2 | Timer control register W2 (4 bits) | P1 | Port P1 (4 bits) |
| W3 | Timer control register W3 (4 bits) | P2 | Port P2 (3 bits) |
| W4 | Timer control register W4 (4 bits) | P3 | Port P3 (4 bits) |
| W6 | Timer control register W6 (4 bits) | P4 | Port P4 (4 bits) |
| MR | Clock control register MR (4 bits) | P5 | Port P5 (4 bits) |
| K0 | Key-on wakeup control register K0 (4 bits) |  |  |
| PU0 | Pull-up control register PU0 (4 bits) | x | Hexadecimal variable |
| FR0 | Direction register FR0 (4 bits) | y | Hexadecimal variable |
| $X$ | Register X (4 bits) | z | Hexadecimal variable |
| Y | Register Y (4 bits) | p | Hexadecimal variable |
| Z | Register Z (2 bits) | n | Hexadecimal constant |
| DP | Data pointer (10 bits) | i | Hexadecimal constant |
|  | (It consists of registers X, Y, and Z) | j | Hexadecimal constant |
| PC | Program counter (14 bits) | $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Binary notation of hexadecimal variable A |
| PCH | High-order 7 bits of program counter |  | (same for others) |
| PCL | Low-order 7 bits of program counter |  |  |
| SK | Stack register ( 14 bits $\times 8$ ) | $\leftarrow$ | Direction of data movement |
| SP | Stack pointer (3 bits) | $\leftrightarrow$ | Data exchange between a register and memory |
| CY | Carry flag | ? | Decision of state shown before "?" |
| R1 | Timer 1 reload register | ( ) | Contents of registers and memories |
| R2 | Timer 2 reload register | - | Negate, Flag unchanged after executing instruction |
| R3 | Timer 3 reload register | M (DP) | RAM address pointed by the data pointer |
| R4 | Timer 4 reload register | a | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| T1 | Timer 1 | $p, a$ | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| T2 | Timer 2 |  | in page p5 p4 p3 p2 p1 po |
| T3 | Timer 3 | C | Hex. C + Hex. number x (also same for others) |
| T4 | Timer 4 | + |  |
|  |  | X |  |

Note : The 4513/4514 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2 . Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

LIST OF INSTRUCTION FUNCTION


LIST OF INSTRUCTION FUNCTION (continued)


[^4]LIST OF INSTRUCTION FUNCTION (continued)


[^5]INSTRUCTION CODE TABLE (for 4513 Group)


The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | ---: | ---: | ---: |
| BL | 10 | paaa | aaaa |
| BML | 10 | paaa | aaaa |
| BLA | 10 | pp00 | pppp |
| BMLA | 10 | pp00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

-*, **, and *** cannot be used in the M34513M2-XXXSP/FP.

-     * and ** cannot be used in the M34513M4-XXXSP/FP.
-     * and ${ }^{* *}$ cannot be used in the M34513E4FP.
-     * cannot be used in the M34513M6-XXXFP.

INSTRUCTION CODE TABLE (continued) (for 4513 Group)


The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | :---: | :---: | :---: |
| BL | 10 | paaa | aaaa |
| BML | 10 | paaa | aaaa |
| BLA | 10 | pp00 | pppp |
| BMLA | 10 | pp00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

## INSTRUCTION CODE TABLE (for 4514 Group)

|  | -D4 | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 | 000110 | 000111 | 1001000 | 001001 | 001010 | 001011 | 001100 | 001101 | 001110 | 001111 | 0100000 | 011000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3-D | Hex. notation | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | OC | 0D | 0E | 0F | 10-17 | 18-1F |
| 0000 | 0 | NOP | BLA | $\begin{gathered} \text { SZB } \\ 0 \end{gathered}$ | BMLA | - | TASP | $\begin{gathered} \mathrm{A} \\ 0 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 16 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 32 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 48^{\star} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0001 | 1 | - | CLD | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | - | - | TAD | $\begin{gathered} \mathrm{A} \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 1 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 17 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 33 \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 49^{\star} \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 0010 | 2 | POF | - | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | - | - | TAX | A 2 | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 18 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 34 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 50^{\star} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0011 | 3 | SNZP | INY | $\begin{gathered} \hline \text { SZB } \\ 3 \end{gathered}$ | - | - | TAZ | $\begin{gathered} A \\ 3 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 19 \end{array}$ | $\begin{gathered} \text { TABP } \\ 35 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 51^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0100 | 4 | DI | RD | SZD | - | RT | TAV1 | $\begin{aligned} & \text { A } \\ & 4 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 4 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 20 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 36 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 52^{*} \\ & \hline \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 0101 | 5 | El | SD | SEAn | - | RTS | TAV2 | $\begin{gathered} \mathrm{A} \\ 5 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 5 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 5 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 21 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 37 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 53^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0110 | 6 | RC | - | SEAM | - | RTI | - | $\begin{aligned} & \hline A \\ & 6 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 22 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 38 \\ \hline \end{gathered}$ | TABP 54* | BML | BML | BL | BL | BM | B |
| 0111 | 7 | SC | DEY | - | - | - | - | A 7 | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 7 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 23 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 39 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 55^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1000 | 8 | - | AND | - | SNZ0 | $\begin{gathered} \mathrm{LZ} \\ 0 \\ \hline \end{gathered}$ | - | $\begin{aligned} & \mathrm{A} \\ & 8 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 24 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 40 \\ \hline \end{gathered}$ | TABP 56* | BML | BML | BL | BL | BM | B |
| 1001 | 9 | - | OR | TDA | SNZ1 | $\begin{gathered} \mathrm{LZ} \\ 1 \end{gathered}$ | - | $\begin{aligned} & \mathrm{A} \\ & 9 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 25 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 41 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 57^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1010 | A | AM | TEAB | TABE | SNZIO | $\begin{gathered} \mathrm{LZ} \\ 2 \end{gathered}$ | - | $\begin{gathered} A \\ 10 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 10 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 10 \end{gathered}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 26 \\ \hline \end{array}$ | $\begin{array}{\|c} \text { TABP } \\ 42 \end{array}$ | TABP 58* | BML | BML | BL | BL | BM | B |
| 1011 | B | AMC | - | - | SNZI1 | $\begin{gathered} \mathrm{LZ} \\ 3 \\ \hline \end{gathered}$ | EPOF | $\begin{gathered} \text { A } \\ 11 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | TABP <br> 11 | TABP 27 | $\begin{gathered} \text { TABP } \\ 43 \\ \hline \end{gathered}$ | TABP 59* | BML | BML | BL | BL | BM | B |
| 1100 | C | TYA | CMA | - | - | $\begin{gathered} \mathrm{RB} \\ 0 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { A } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 12 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 12 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 28 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 44 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 60^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1101 | D | - | RAR | - | - | $\begin{gathered} \mathrm{RB} \\ 1 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ 13 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 13 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 13 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 29 \\ \hline \end{array}$ | $\begin{gathered} \text { TABP } \\ 45 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 61^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1110 | E | TBA | TAB | - | TV2A | $\begin{gathered} \mathrm{RB} \\ 2 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { A } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 14 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 14 \end{gathered}$ | $\begin{array}{c\|} \hline \text { TABP } \\ 30 \\ \hline \end{array}$ | $\begin{array}{\|c} \text { TABP } \\ 46 \end{array}$ | $\begin{gathered} \text { TABP } \\ 62^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1111 | F | - | TAY | SZC | TV1A | $\begin{gathered} \mathrm{RB} \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 3 \end{gathered}$ | $\begin{gathered} \text { A } \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 15 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 15 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 31 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 47 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 63^{\star} \\ \hline \end{gathered}$ | BML | BML | BL | BL | BM | B |

The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | :--- | :--- | :--- |
| BL | 10 | paaa | aaaa |
| BML | 10 | paaa | aaaa |
| BLA | 10 | pp00 | pppp |
| BMLA | 10 | pp00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

-     * cannot be used in the M34514M6-XXXFP.

INSTRUCTION CODE TABLE (continued) (for 4514 Group)

|  | -D4 | 100000 | 100001 | 100010 | 100011 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | 110000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|D3-D | $0 \begin{gathered} \text { Hex. } \\ \text { notation } \end{gathered}$ | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2 A | 2B | 2 C | 2D | 2E | 2F | 30-3F |
| 0000 | 0 | - | TW3A | OPOA | T1AB | - | TAW6 | IAPO | TAB1 | SNZT1 | - | WRST | $\begin{gathered} \text { TMA } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { XAMD } \\ 0 \end{gathered}\right.$ | LXY |
| 0001 | 1 | - | TW4A | OP1A | T2AB | - | - | IAP1 | TAB2 | SNZT2 | - | - | $\begin{gathered} \text { TMA } \\ 1 \end{gathered}$ | TAM $1$ | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | $\begin{array}{\|c} \hline \text { XAMD } \\ 1 \end{array}$ | LXY |
| 0010 | 2 | TJ1A | - | - | T3AB | TAJ1 | TAMR | IAP2 | TAB3 | SNZT3 | - | - | $\begin{gathered} \text { TMA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 2 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 2 \end{array}$ | LXY |
| 0011 | 3 | - | TW6A | OP3A | T4AB | - | TAI1 | IAP3 | TAB4 | SNZT4 | - | - | $\begin{gathered} \text { TMA } \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { TAM } \\ 3 \\ \hline \end{array}$ | $\begin{gathered} \text { XAM } \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 3 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 3 \\ \hline \end{array}$ | LXY |
| 0100 | 4 | TQ1A | - | OP4A | - | TAQ1 | TAI2 | IAP4 | - | - | - | - | $\begin{gathered} \hline \text { TMA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 4 \\ \hline \end{gathered}$ | LXY |
| 0101 | 5 | TQ2A | - | OP5A | - | TAQ2 | - | IAP5 | - | - | - | - | $\begin{gathered} \text { TMA } \\ 5 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 5 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 5 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 5 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 5 \end{array}$ | LXY |
| 0110 | 6 | TQ3A | TMRA | - | - | TAQ3 | TAK0 | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 6 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 6 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ \hline \end{array}$ | LXY |
| 0111 | 7 | - | TI1A | - | - | - | TAPU0 | - | - | SNZAD | - | - | $\begin{gathered} \text { TMA } \\ 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 7 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 7 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 7 \end{array}$ | LXY |
| 1000 | 8 | - | TI2A | TFROA | TSIAB | - | - | - | TABSI | SNZSI | - | - | $\begin{gathered} \text { TMA } \\ 8 \\ \hline \end{gathered}$ | $\begin{array}{c\|} \hline \text { TAM } \\ 8 \\ \hline \end{array}$ | $\begin{gathered} \text { XAM } \\ 8 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { XAMI } \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 8 \\ \hline \end{array}$ | LXY |
| 1001 | 9 | - | - | - | TADAB | TALA | - | - | TABAD | - | - | - | $\begin{gathered} \text { TMA } \\ 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 9 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 9 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \text { XAMI } \\ 9 \end{array}$ | $\begin{gathered} \text { XAMD } \\ 9 \end{gathered}$ | LXY |
| 1010 | A | - | - | - | - | - | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XAMI } \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 10 \\ \hline \end{array}$ | LXY |
| 1011 | B | - | TK0A | - | TR3AB | TAW1 | - | - | - | - | - | - | $\begin{gathered} \hline \text { TMA } \\ 11 \end{gathered}$ | $\begin{gathered} \hline \text { TAM } \\ 11 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 11 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 11 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 11 \end{array}$ | LXY |
| 1100 | C | - | - | - | - | TAW2 | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 12 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 12 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 12 \\ \hline \end{array}$ | LXY |
| 1101 | D | - | - | TPU0A | - | TAW3 | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 13 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 13 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 13 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{XAMD} \\ 13 \\ \hline \end{array}$ | LXY |
| 1110 | E | TW1A | - | - | - | TAW4 | - | - | - | - | SST | - | $\begin{gathered} \text { TMA } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TAM } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 14 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 14 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{XAMD} \\ 14 \end{array}$ | LXY |
| 1111 | F | TW2A | - | - | TR1AB | - | - | - | - | - | ADST | - | $\begin{gathered} \hline \text { TMA } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TAM } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 15 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 15 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 15 \end{array}$ | LXY |

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | :--- | :--- | :--- |
| BL | 10 | paaa | aaaa |
| BML | 10 | paaa | aaaa |
| BLA | 10 | pp00 | pppp |
| BMLA | 10 | pp00 | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

## MACHINE INSTRUCTIONS

| Parameter <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | TAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 01 E | 1 | 1 | $(A) \leftarrow(B)$ |
|  | TBA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 O E | 1 | 1 | $(B) \leftarrow(A)$ |
|  | TAY | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 01 F | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Y})$ |
|  | TYA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 000 | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{A})$ |
|  | TEAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 01 A | 1 | 1 | $\begin{aligned} & (\mathrm{E} 7-\mathrm{E} 4) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{E}_{3}-\mathrm{E} 0\right) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TABE | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 02 A | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{E} 7-\mathrm{E} 4)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{E} 3-\mathrm{E} 0)$ |
|  | TDA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 029 | 1 | 1 | $(\mathrm{DR} 2-\mathrm{DR} 0) \leftarrow\left(\mathrm{A}_{2}-\mathrm{A} 0\right)$ |
|  | TAD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{array}{lll}0 & 5 & 1\end{array}$ | 1 | 1 | $\begin{aligned} & (\mathrm{A} 2-\mathrm{A} 0) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0) \\ & (\mathrm{A} 3) \leftarrow 0 \end{aligned}$ |
|  | TAZ | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 1 | 1 | 053 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right) \leftarrow\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right) \\ & \left(\mathrm{A}_{3}, \mathrm{~A}_{2}\right) \leftarrow 0 \end{aligned}$ |
|  | TAX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 052 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{X})$ |
|  | TASP | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 050 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{2}-\mathrm{A} 0\right) \leftarrow\left(\mathrm{SP}_{2}-\mathrm{SP} 0\right) \\ & (\mathrm{A} 3) \leftarrow 0 \end{aligned}$ |
|  | LXY x, y | 1 | 1 | x3 | x2 | x1 | x0 | y3 | y2 | y1 | yo | $3 \times \mathrm{y}$ | 1 | 1 | (X) $\leftarrow \mathrm{x}, \mathrm{x}=0$ to 15 <br> $(Y) \leftarrow y, y=0$ to 15 |
|  | LZ z | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Z1 | z0 | $\begin{array}{lll} 0 & 4 & 8 \\ & & +z \end{array}$ | 1 | 1 | $(\mathrm{Z}) \leftarrow \mathrm{z}, \mathrm{z}=0$ to 3 |
|  | INY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 013 | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})+1$ |
|  | DEY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{array}{lll}0 & 1 & 7\end{array}$ | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})-1$ |
|  | TAM j | 1 | 0 | 1 | 1 | 0 | 0 | j | j | j | j | 2 C j | 1 | 1 | $\begin{aligned} & (A) \leftarrow(M(D P)) \\ & (X) \leftarrow(X) E X O R(j) \\ & j=0 \text { to } 15 \end{aligned}$ |
|  | XAM j | 1 | 0 | 1 | 1 | 0 | 1 | j | j | j | j | 2 D j | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |
|  | XAMD j | 1 | 0 | 1 | 1 | 1 | 1 | j | j | j | j | 2 F j | 1 | 1 | $\begin{aligned} & (A) \leftarrow \rightarrow(M(D P)) \\ & (X) \leftarrow(X) E X O R(j) \\ & \mathrm{j}=0 \text { to } 15 \\ & (Y) \leftarrow(Y)-1 \end{aligned}$ |
|  | XAMI j | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 E j | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})+1 \end{aligned}$ |
|  | TMA j | 1 | 0 | 1 | 0 | 1 | 1 | j | j | j | j | 2 B j | 1 | 1 | $\begin{aligned} & (\mathrm{M}(\mathrm{DP})) \leftarrow(\mathrm{A}) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |


| Skip condition |  | $\quad$ Datailed description |
| ---: | :--- | :--- | :--- |

MACHINE INSTRUCTIONS (continued)


Note : p is 0 to 15 for M34513M2, p is 0 to 31 for M34513M4/E4, p is 0 to 47 for M34513M6 and M34514M6, and $p$ is 0 to 63 for M34513M8/E8 and M34514M8/E8.


MACHINE INSTRUCTIONS (continued)


Note : $p$ is 0 to 15 for M34513M2, $p$ is 0 to 31 for M34513M4/E4, $p$ is 0 to 47 for M34513M6 and M34514M6, and $p$ is 0 to 63 for M34513M8/E8 and M34514M8/E8.

| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
|  | - - - - - | Branch within a page : Branches to address a in the identical page. <br> Branch out of a page: Branches to address a in page $p$. <br> Branch out of a page: Branches to address (DR2 DR1 DRo A3 A2 A1 A0)2 specified by registers D and A in page p . |
|  | - - - - - | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. <br> Call the subroutine: Calls the subroutine at address a in page p . <br> Call the subroutine : Calls the subroutine at address (DR2 DR1 DRo $A_{3} A_{2} A_{1} A 0$ ) 2 specified by registers $D$ and $A$ in page $p$. |
| Skip at uncondition | - - - | Returns from interrupt service routine to main routine. <br> Returns each value of data pointer ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ ), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register $A$ and register $B$ to the states just before interrupt. <br> Returns from subroutine to the routine called the subroutine. <br> Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. |
| $(E X F O)=1$ $(E X F 1)=1$ | - - - - | Clears (0) to the interrupt enable flag INTE, and disables the interrupt. <br> Sets (1) to the interrupt enable flag INTE, and enables the interrupt. <br> Skips the next instruction when the contents of EXFO flag is " 1 ." After skipping, clears (0) to the EXFO flag. <br> Skips the next instruction when the contents of EXF1 flag is "1." After skipping, clears (0) to the EXF1 flag. |

MACHINE INSTRUCTIONS (continued)


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| $\begin{gathered} (\text { INTO })=\text { "H" } \\ \text { However, } 112=1 \end{gathered}$ | - | When bit 2 (112) of register 11 is "1" : Skips the next instruction when the level of INT0 pin is "H." |
| $\begin{gathered} (\text { INTO })=" L " \\ \text { However, } 112=0 \end{gathered}$ | - | When bit 2 (112) of register 11 is " 0 " : Skips the next instruction when the level of INT0 pin is "L." |
| $(\text { INT1 })=\text { "H" }$ | - | When bit 2 (I22) of register 12 is " 1 " : Skips the next instruction when the level of INT1 pin is "H." |
| $(\text { INT1 })=" L "$ <br> However, $\mathrm{I} 22=0$ | - | When bit 2 (I22) of register 12 is "0" : Skips the next instruction when the level of INT1 pin is "L." |
| - | - | Transfers the contents of interrupt control register V1 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V1. |
| - | - | Transfers the contents of interrupt control register V2 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V2. |
| - | - | Transfers the contents of interrupt control register 11 to register A . |
| - | - | Transfers the contents of register A to interrupt control register 11. |
| - | - | Transfers the contents of interrupt control register 12 to register A . |
| - | - | Transfers the contents of register A to interrupt control register 12. |
| - | - | Transfers the contents of timer control register W1 to register A . |
| - | - | Transfers the contents of register A to timer control register W1. |
| - | - | Transfers the contents of timer control register W2 to register A . |
| - | - | Transfers the contents of register A to timer control register W2. |
| - | - | Transfers the contents of timer control register W3 to register A. |
| - | - | Transfers the contents of register A to timer control register W3. |
| - | - | Transfers the contents of timer control register W4 to register A. |
| - | - | Transfers the contents of register A to timer control register W4. |
| - | - | Transfers the contents of timer control register W6 to register A. |
| - | - | Transfers the contents of register A to timer control register W6. |

MACHINE INSTRUCTIONS (continued)


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of timer 1 to registers A and B. |
| - | - | Transfers the contents of registers $A$ and $B$ to timer 1 and timer 1 reload register. |
| - | - | Transfers the contents of timer 2 to registers A and B. |
| - | - | Transfers the contents of registers $A$ and $B$ to timer 2 and timer 2 reload register. |
| - | - | Transfers the contents of timer 3 to registers A and B. |
| - | - | Transfers the contents of registers $A$ and $B$ to timer 3 and timer 3 reload register. |
| - | - | Transfers the contents of timer 4 to registers A and B. |
| - | - | Transfers the contents of registers $A$ and $B$ to timer 4 and timer 4 reload register. |
| - | - | Transfers the contents of registers $A$ and $B$ to timer 1 reload register. |
| - | - | Transfers the contents of registers $A$ and $B$ to timer 3 reload register. |
| $(\mathrm{T} 1 \mathrm{~F})=1$ | - | Skips the next instruction when the contents of T1F flag is "1." After skipping, clears (0) to T1F flag. |
| $(\mathrm{T} 2 \mathrm{~F})=1$ | - | Skips the next instruction when the contents of T2F flag is " 1. ." After skipping, clears (0) to T2F flag. |
| $(\mathrm{T} 3 \mathrm{~F})=1$ | - | Skips the next instruction when the contents of T3F flag is "1." After skipping, clears (0) to T3F flag. |
| $(\mathrm{T} 4 \mathrm{~F})=1$ | - | Skips the next instruction when the contents of T4F flag is " 1. ." After skipping, clears (0) to T4F flag. |

MACHINE INSTRUCTIONS (continued)

| Paramete <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D8 | D7 | D6 | D5 | D4 | D3 | D2 |  |  | Hexadecimal notation |  |  |  |
|  | IAPO | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 260 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 0)$ |
|  | OPOA | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 220 | 1 | 1 | $(\mathrm{P} 0) \leftarrow(\mathrm{A})$ |
|  | IAP1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 261 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 1)$ |
|  | OP1A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 221 | 1 | 1 | $(\mathrm{P} 1) \leftarrow(\mathrm{A})$ |
|  | IAP2 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 262 | 1 | 1 | $\begin{aligned} & (\mathrm{A} 2-\mathrm{A} 0) \leftarrow(\mathrm{P} 22-\mathrm{P} 20) \\ & (\mathrm{A} 3) \leftarrow 0 \end{aligned}$ |
|  | IAP3 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 263 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 3)$ |
|  | OP3A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 223 | 1 | 1 | $(\mathrm{P} 3) \leftarrow(\mathrm{A})$ |
|  | IAP4* | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 264 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 4)$ |
|  | OP4A* | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 224 | 1 | 1 | $(\mathrm{P} 4) \leftarrow(\mathrm{A})$ |
|  | IAP5* | 1 | 0 | 0 | 1 |  | 0 | 0 | 1 | 0 | 1 | 265 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 5)$ |
|  | OP5A* | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 225 | 1 | 1 | $(\mathrm{P} 5) \leftarrow(\mathrm{A})$ |
|  | CLD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{array}{lll}0 & 1 & 1\end{array}$ | 1 | 1 | (D) $\leftarrow 1$ |
|  | RD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 014 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 0 \\ & (\mathrm{Y})=0 \text { to } 7 \end{aligned}$ |
|  | SD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 015 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 1 \\ & (\mathrm{Y})=0 \text { to } 7 \end{aligned}$ |
|  | SZD | 0 0 | 0 0 | 0 0 | 0 0 | 1 1 | 0 0 | 0 1 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $0$ $1$ | $0$ $1$ |  | 2 | 2 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y}))=0 ? \\ & (\mathrm{Y})=0 \text { to } 7 \end{aligned}$ |
|  | TK0A | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 21 B | 1 | 1 | $(\mathrm{KO}) \leftarrow(\mathrm{A})$ |
|  | TAKO | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 256 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{KO})$ |
|  | TPU0A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 22 D | 1 | 1 | $(\mathrm{PUO}) \leftarrow(\mathrm{A})$ |
|  | TAPU0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 257 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PU} 0)$ |
|  | TFR0A* | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 228 | 1 | 1 | $(\mathrm{FRO}) \leftarrow(\mathrm{A})$ |

*: The 4513 Group does not have these instructions.

| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the input of port P0 to register A. |
| - | - | Outputs the contents of register A to port P0. |
| - | - | Transfers the input of port P1 to register A. |
| - | - | Outputs the contents of register A to port P1. |
| - | - | Transfers the input of port P2 to register A. |
| - | - | Transfers the input of port P3 to register A. |
| - | - | Outputs the contents of register A to port P3. |
| - | - | Transfers the input of port P4 to register A. |
| - | - | Outputs the contents of register A to port P4. |
| - | - | Transfers the input of port P5 to register A. |
| - | - | Outputs the contents of register A to port P5. |
| - | - | Sets (1) to port D. |
| - | - | Clears (0) to a bit of port D specified by register Y . |
| - | - | Sets (1) to a bit of port D specified by register Y . |
| $\begin{aligned} & (\mathrm{D}(\mathrm{Y}))=0 \\ & (\mathrm{Y})=0 \text { to } 7 \end{aligned}$ | - | Skips the next instruction when a bit of port D specified by register Y is " 0 ." |
| - | - | Transfers the contents of register A to key-on wakeup control register K0. |
| - | - | Transfers the contents of key-on wakeup control register K0 to register A. |
| - | - | Transfers the contents of register A to pull-up control register PU0. |
| - | - | Transfers the contents of pull-up control register PU0 to register A. |
| - | - | Transfers the contents of register A to direction register FRO. |

MACHINE INSTRUCTIONS (continued)

| Paramete $\qquad$ <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\square}{\circ}$ | $\stackrel{\square}{\circ}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadeci notation | cimal on | E ${ }^{\frac{1}{2}}$ | E |  |
|  | TABSI | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 27 |  | 1 | 1 | $(\mathrm{A}) \leftarrow\left(\mathrm{Sl}_{3}-\mathrm{SIO}\right)$ $(\mathrm{B}) \leftarrow(\mathrm{SI} 7-\mathrm{Sl} 4)$ |
|  | TSIAB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 23 | 8 | 1 | 1 | $\begin{aligned} & (\mathrm{SI} 3-\mathrm{SI} 0) \leftarrow(\mathrm{A}) \\ & (\mathrm{SI} 7-\mathrm{SI} 4) \leftarrow(\mathrm{B}) \end{aligned}$ |
|  | TAJ1 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 1 | 0 | 24 |  | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{J} 1)$ |
|  | TJ1A | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 20 |  | 1 | 1 | $(\mathrm{J} 1) \leftarrow(\mathrm{A})$ |
|  | SST | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 29 |  | 1 | 1 | $\begin{aligned} & (\text { SIOF }) \leftarrow 0 \\ & \text { Serial I/O starting } \end{aligned}$ |
|  | SNZSI | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 28 | 8 | 1 | 1 | $(\mathrm{SIOF})=1$ ? <br> After skipping $(\text { SIOF }) \leftarrow 0$ |
|  | TABAD | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 27 |  | 1 | 1 | $(A) \leftarrow(A D 5-A D 2)$ <br> $(\mathrm{B}) \leftarrow(\mathrm{AD} 9-A D 6)$ <br> However, in the comparator mode, <br> $(A) \leftarrow(A D 3-A D 0)$ <br> $(\mathrm{B}) \leftarrow(\mathrm{AD} 7-\mathrm{AD} 4)$ |
|  | TALA | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 24 | 9 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AD} 1, \mathrm{AD} 0,0,0)$ |
|  | TADAB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 23 | 9 | 1 | 1 | $\begin{aligned} & (\mathrm{AD} 3-\mathrm{AD} 0) \leftarrow(\mathrm{A}) \\ & (\mathrm{AD} 7-\mathrm{AD} 4) \leftarrow(\mathrm{B}) \end{aligned}$ |
|  | TAQ1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 24 | 4 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Q} 1)$ |
|  | TQ1A | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 20 |  | 1 | 1 | $(\mathrm{Q} 1) \leftarrow(\mathrm{A})$ |
|  | ADST | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 29 | F | 1 | 1 | $($ ADF $) \leftarrow 0$ <br> A-D conversion starting |
|  | SNZAD | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  | 1 | 1 | $\begin{aligned} & (\text { ADF })=1 ? \\ & \text { After skipping } \\ & (\text { ADF }) \leftarrow 0 \end{aligned}$ |
|  | TAQ2 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 24 |  | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Q} 2)$ |
|  | TQ2A | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 20 |  | 1 | 1 | $(\mathrm{Q} 2) \leftarrow(\mathrm{A})$ |
|  | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |  | 1 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$ |
|  | POF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $0 \quad 0$ |  | 1 | 1 | RAM back-up |
|  | EPOF | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 05 |  | 1 | 1 | POF instruction valid |
|  | SNZP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $0 \quad 0$ |  | 1 | 1 | $(\mathrm{P})=1$ ? |
|  | WRST | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 A |  | 1 | 1 | $\begin{aligned} & (W D F 1) \leftarrow 0 \\ & (W E F) \leftarrow 1 \end{aligned}$ |
|  | TAMR | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 25 |  | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{MR})$ |
|  | TMRA | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 21 |  | 1 | 1 | $(\mathrm{MR}) \leftarrow(\mathrm{A})$ |
|  | TAQ3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 24 |  | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Q} 3)$ |
|  | TQ3A | 1 | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | 0 | 20 |  | 1 | 1 | $\begin{aligned} & (\text { Q33, Q32 }) \leftarrow(\mathrm{A} 3, \mathrm{~A} 2) \\ & (\text { Q31 }) \leftarrow(\mathrm{CMP} 1 \text { comparison result }) \\ & (\text { Q30 }) \leftarrow(\text { CMP0 comparison result }) \end{aligned}$ |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| $(\mathrm{SIOF})=1$ | - - - - - - | Transfers the contents of serial I/O register SI to registers A and B. <br> Transfers the contents of registers A and B to serial I/O register SI. <br> Transfers the contents of serial I/O mode register J1 to register A. <br> Transfers the contents of register A to serial I/O mode register J1. <br> Clears (0) to SIOF flag and starts serial I/O. <br> Skips the next instruction when the contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag. |
| $(A D F)=1$ | - - - - - - - - - - | Transfers the high-order 8 bits of the contents of register $A D$ to registers $A$ and $B$. <br> Transfers the low-order 2 bits of the contents of register AD to the high-order 2 bits of the contents of register A. Simultaneously, the low-order 2 bits of the contents of the register A is " 0 ." <br> Transfers the contents of registers $A$ and $B$ to the comparator register at the comparator mode. <br> Transfers the contents of the A-D control register Q1 to register A. <br> Transfers the contents of register A to the A-D control register Q1. <br> Clears the ADF flag, and the A-D conversion at the A-D conversion mode or the comparator operation at the comparator mode is started. <br> Skips the next instruction when the contents of ADF flag is " 1 ". After skipping, clears (0) the contents of ADF flag. <br> Transfers the contents of the A-D control register Q2 to register A. <br> Transfers the contents of register A to the A-D control register Q2. |
| - - - $(P)=1$ - - - - - | - - - - - - - | No operation <br> Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. <br> Makes the immediate POF instruction valid by executing the EPOF instruction. <br> Skips the next instruction when P flag is " 1 ". After skipping, P flag remains unchanged. <br> Operates the watchdog timer and initializes the watchdog timer flag WDF1. <br> Transfers the contents of the clock control register MR to register A. <br> Transfers the contents of register A to the clock control register MR. <br> Transfers the contents of the voltage comparator control register Q3 to register A. <br> Transfers the contents of the high-order 2 bits of register $A$ to the high-order 2 bits of voltage comparator control register Q3, and the comparison result of the voltage comparator is transferred to the low-order 2 bits of the register Q3. |

## CONTROL REGISTERS

| Interrupt control register V1 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | External 1 interrupt enable bit | 0 | Interrupt disabled (SNZ1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZ1 instruction is invalid) |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |
|  | Interrupt control register V2 | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| V23 | Serial I/O interrupt enable bit | 0 | Interrupt disabled (SNZSI instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZSI instruction is invalid) |  |  |
| V22 | A-D interrupt enable bit | 0 | Interrupt disabled (SNZAD instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZAD instruction is invalid) |  |  |
| V21 | Timer 4 interrupt enable bit | 0 | Interrupt disabled (SNZT4 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT4 instruction is invalid) |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |
| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| 113 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 112 | Interrupt valid waveform for INTO pin/ return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INTO pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT0 pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | INTO pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INT0 pin timer 1 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |
| Interrupt control register I2 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| 123 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 122 | Interrupt valid waveform for INT1 pin/ return level selection bit (Note 3) | 0 | Falling waveform ("L" level of INT1 pin is recognized with the SNZI1 instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT1 pin is recognized with the SNZI1 instruction)/"H" level |  |  |
| 121 | INT1 pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 120 | INT1 pin timer 3 control enable bit | 0 | Disabled |  |  |
|  |  | 1 | Enabled |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of 112 is changed, the external interrupt request flag EXFO may be set. Accordingly, clear EXFO flag with the SNZO instruction.
3: When the contents of 122 is changed, the external interrupt request flag EXF1 may be set. Accordingly, clear EXF1 flag with the SNZ1 instruction.

| Timer control register W1 |  | at reset : 00002 |  |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | Prescaler control bit | 0 |  | Stop (state initialized) |  |  |
|  |  | 1 |  | Operating |  |  |
| W12 | Prescaler dividing ratio selection bit | 0 |  | Instruction clock divided by 4 |  |  |
|  |  | 1 |  | Instruction clock divided by 16 |  |  |
| W11 | Timer 1 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W10 | Timer 1 count start synchronous circuit control bit | 0 |  | Count start synchronous circuit not selected |  |  |
|  |  | 1 |  | Count start synchronous circuit selected |  |  |
| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W23 | Timer 2 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W22 | Not used | 0 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |  |
| W21 | Timer 2 count source selection bits | W21 W20 |  | Count source |  |  |
|  |  | 0 | 0 | Timer 1 underflow signal |  |  |
| W20 |  | 0 | 1 | Prescaler output |  |  |
|  |  | 1 | 0 | CNTR0 input |  |  |
|  |  | 1 | 1 | 16 bit timer (WDT) underflow signal |  |  |
| Timer control register W3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W33 | Timer 3 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W32 | Timer 3 count start synchronous circuit control bit | 0 |  | Count start synchronous circuit not selected |  |  |
|  |  | 1 |  | Count start synchronous circuit selected |  |  |
| W31 | Timer 3 count source selection bits | W31 | W30 | Count source |  |  |
|  |  | 0 | 0 | Timer 2 underflow signal |  |  |
|  |  | 0 | 1 | Prescaler output |  |  |
| W30 |  | 1 | 0 | Not availabl |  |  |
|  |  | 1 | 1 | Not availabl |  |  |
| Timer control register W4 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W43 | Timer 4 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W42 | Not used | 0 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |  |
| W41 | Timer 4 count source selection bits | W41 | W40 | Count source |  |  |
|  |  | 0 | 0 | Timer 3 underflow signal |  |  |
|  |  | 0 | 1 | Prescaler out |  |  |
| W40 |  | 1 | 0 | CNTR1 inpu |  |  |
|  |  | 1 | 1 | Not availabl |  |  |
| Timer control register W6 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| W63 | CNTR1 output control bit | 0 |  | Timer 3 underflow signal output divided by 2 |  |  |
|  |  | 1 | 1 | CNTR1 output control by timer 4 underflow signal divided by 2 |  |  |
| W62 | D7/CNTR1 function selection bit | 0 | 0 | D7(I/O)/CNTR1 input |  |  |
|  |  | 1 | 1 | CNTR1 (I/O |  |  |
| W61 | CNTR0 output control bit | 0 | 0 | Timer 1 underflow signal output divided by 2 |  |  |
|  |  | 1 | 1 | CNTR0 outp | rol by timer 2 underflow signal div | by 2 |
| W60 | D6/CNTR0 output control bit | 0 | 0 | D6(I/O)/CNTR0 input |  |  |
|  |  | 1 | 1 | CNTR0 (I/O)/D6(input) |  |  |

Note: " $R$ " represents read enabled, and " $W$ " represents write enabled.

| Serial I/O mode register J1 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| J13 | Not used | 0 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |  |
| J12 | Serial I/O internal clock dividing ratio selection bit | 0 |  | Instruction clock signal divided by 8 |  |  |
|  |  | 1 |  | Instruction clock signal divided by 4 |  |  |
| J11 | Serial I/O port selection bit | 0 |  | Input ports P20, P21, P22 selected |  |  |
|  |  | 1 |  | Serial I/O ports SCK, Sout, Sin/input ports P20, P21, P22 selected |  |  |
| J10 | Serial I/O synchronous clock selection bit | 0 |  | External clock |  |  |
|  |  | 1 |  | Internal clock (instruction clock divided by 4 or 8) |  |  |
| A-D control register Q1 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| Q13 | Note used | 0 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |  |
|  |  | Q12Q11 | Q10 |  | Selected pins |  |
| Q12 |  | 0 | 0 | AINO |  |  |
|  |  | 0 | 1 | AIN1 |  |  |
|  |  | 0 | 0 | AIN2 |  |  |
| Q11 | Analog input pin selection bits (Note 2) | 0 1 | 1 | AIN3 |  |  |
|  |  | $1{ }^{1}$ | 0 | AIn4 (Not ava | the 4513 Group) |  |
|  |  | 1 0 <br> 1  | 1 | AIN5 (Not avai | the 4513 Group) |  |
| Q10 |  | 1 0 <br> 1 1 <br> 1 1 | 0 | AIN6 (Not avail | the 4513 Group) |  |
|  |  | 1 1 | 1 | AIN7 (Not av | the 4513 Group) |  |
|  | A-D control register Q2 |  |  | reset : 00002 | at RAM back-up : state retained | R/W |
| Q23 | A-D operation mode selection bit | 0 |  | A-D conversio |  |  |
| Q23 | A-D operation mode selection bit | 1 |  | Comparator m |  |  |
| Q22 | P43/AIN7 and P42/Ain6 pin function selec- | 0 |  | P43, P42 | ad/write enabled for the 4513 Gro |  |
|  | tion bit (Not used for the 4513 Group) | 1 |  | AIN7, Aln6/P43 | ad/write enabled for the 4513 Grour |  |
| Q21 | P41/AIN5 pin function selection bit | 0 |  | P41 | ad/write enabled for the 4513 G |  |
| Q21 | (Not used for the 4513 Group) | 1 |  | AIN5/P41 | ad/write enabled for the 4513 Groun |  |
| Q20 | P40/AIN4 pin function selection bit | 0 |  | P40 | ad/write enabled for the 4513 Grour |  |
|  | (Not used for the 4513 Group) | 1 |  | AIN4/P40 | ad/write enabled for the 4513 Grour |  |
|  | parator control register Q3 (Note 3) |  |  | eset : 00002 | at RAM back-up : state retained | R/W |
| Q33 | Voltage comparator (CMP1) control bit | 0 |  | Voltage comp | MP1) invalid |  |
| Q33 | Voltage comparator (CMP1) control bit | 1 |  | Voltage compa | MP1) valid |  |
| Q32 | Voltage comparator (CMPO) control bit | 0 |  | Voltage compa | MP0) invalid |  |
|  | Voltage comparator (CMPO) control bit | 1 |  | Voltage compa | MP0) valid |  |
| Q31 | CMP1 comparison result store bit | 0 |  | CMP1-> CMP |  |  |
| Q31 | CMP1 comparison result store bit | 1 |  | CMP1- < CMP |  |  |
| Q30 | CMP0 comparison reslut store bit | 0 |  | CMP0- > CMP |  |  |
| Q30 | CMPO comparison reslut store bit | 1 |  | CMP0- < CMP |  |  |
|  | Clock control register MR |  |  | eset : 10002 | at RAM back-up : 10002 | R/W |
| MR3 | System clock selection bit | 0 |  | $f($ XIN ) (high-sp |  |  |
| MR3 | System clock selection bit | 1 |  | $\mathrm{f}(\mathrm{XIN}) / 2$ (midd | mode) |  |
| MR2 | Not used | 0 |  | This bit has no | n, but read/write is enabled. |  |
| MR2 | Not used | 1 |  | This bit has no | , but read/write is enabled. |  |
| MR1 | Not used | 0 |  | This bit has no | , but read/write is enabled. |  |
|  |  | 1 |  | This bit has no | , but read/write is enabled. |  |
| MRo | Not used | 0 |  | This bit has no | , but read/write is enabled. |  |
| MRo | Not used | 1 |  | This bit has no | , but read/write is enabled. |  |

Notes 1: "R" represents read enabled, "W" represents write enabled.
2: Select AIN4-AIN7 with register Q1 after setting register Q2.
3: Bits 0 and 1 of register Q3 can be only read.

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Pins P12 and P13 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Pins P10 and P11 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Pins P02 and P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Pins P00 and P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| PU03 | Pins P12 and P13 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU02 | Pins P10 and P11 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU01 | Pins P02 and P03 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU00 | Pins P00 and P01 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| Direction register FR0 (Note 2) |  | at reset : 00002 |  | at RAM back-up : state retained | W |
| FR03 | Port P53 input/output control bit | 0 | Port P53 input |  |  |
|  |  | 1 | Port P53 output |  |  |
| FR02 | Port P52 input/output control bit | 0 | Port P52 input |  |  |
|  |  | 1 | Port P52 output |  |  |
| FR01 | Port P51 input/output control bit | 0 | Port P51 input |  |  |
|  |  | 1 | Port P51 output |  |  |
| FR00 | Port P50 input/output control bit | 0 | Port P50 input |  |  |
|  |  | 1 | Port P50 output |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: The 4513 Group does not have the direction register FRO.

## BUILT-IN PROM VERSION

In addition to the mask ROM versions, the $4513 / 4514$ Group has programmable ROM version software compatible with mask ROM. The built-in PROM of One Time PROM version can be written to and not be erased.
The built-in PROM versions have functions similar to those of the mask ROM versions, but they have PROM mode that enables writing to built-in PROM.
Table 25 shows the product of built-in PROM version. Figure 49 and 50 show the pin configurations of built-in PROM versions.

Table 25 Product of built-in PROM version

| Product | PROM size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34513E4SP/FP | 4096 words | 256 words | SP: 32P4B FP: 32P6U-A |  |
| M34513E8FP | 8192 words | 384 words | $32 P 6 B-A$ | $42 P 2 R-A$ |




Fig. 50 Pin configuration of built-in PROM version of 4514 Group

Fig. 49 Pin configuration of built-in PROM version of 4513 Group

## (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.
In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K. Programming adapters are listed in Table 26. Contact addresses at the end of this sheet for the appropriate PROM programmer.

- Writing and reading of built-in PROM

Programming voltage is 12.5 V . Write the program in the PROM of the built-in PROM version as shown in Figure 51.

## (2) Notes on handling

(1) A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
(2) For the One Time PROM version shipped in blank, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 52 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

Table 26 Programming adapters

| Microcomputer | Programming adapter |
| :--- | :--- |
| M34513E4SP | PCA7442SP |
| M34513E4FP, M34513E8FP | PCA7442FP |
| M34514E8FP | PCA7441 |



Fig. 51 PROM memory map


Fig. 52 Flow of writing and test of the product shipped in blank

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vdd | Supply voltage |  |  | -0.3 to 7.0 | V |
| Vı | Input voltage P0, P1, P2, P3, P4, P5, $\overline{\text { RESET, }}$ XIN, VDCE |  |  | -0.3 to VDD +0.3 | V |
| VI | Input voltage D0-D7 |  |  | -0.3 to 13 | V |
| VI | Input voltage AIN0-AIN7 |  |  | -0.3 to VDD +0.3 | V |
| Vo | Output voltage P0, P1, P3, P4, P5, RESET | Output transistors in cut-off state |  | -0.3 to VDD +0.3 | V |
| Vo | Output voltage D0-D7 |  |  | -0.3 to 13 | V |
| Vo | Output voltage XOUT |  |  | -0.3 to VDD +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | Package: 42P2R | 300 | mW |
|  |  |  | Package: 32P6U | 300 |  |
|  |  |  | Package: 32P4B | 1100 |  |
| Topr | Operating temperature range |  |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=2.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=2.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VDD | Supply voltage | Mask ROM version Middle-speed mode | $\mathrm{f}(\mathrm{XIN}) \leq 4.2 \mathrm{MHz}$ | 2.5 |  | 5.5 | V |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 3.0 \mathrm{MHz}$ | 2.0 |  | 5.5 |  |
|  |  | Mask ROM version High-speed mode | $\mathrm{f}(\mathrm{XIN}) \leq 4.2 \mathrm{MHz}$ | 4.0 |  | 5.5 |  |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 2.0 \mathrm{MHz}$ | 2.5 |  | 5.5 |  |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 1.5 \mathrm{MHz}$ | 2.0 |  | 5.5 |  |
|  |  | One Time PROM version Middle-speed mode | $f(\mathrm{XIN}) \leq 4.2 \mathrm{MHz}$ | 2.5 |  | 5.5 |  |
|  |  | One Time PROM version High-speed mode | $f(\mathrm{XIN}) \leq 4.2 \mathrm{MHz}$ | 4.0 |  | 5.5 |  |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 2.0 \mathrm{MHz}$ | 2.5 |  | 5.5 |  |
| Vram | RAM back-up voltage (at RAM back-up mode) | Mask ROM version |  | 1.8 |  |  | V |
|  |  | One Time PROM version |  | 2.0 |  |  |  |
| Vss | Supply voltage |  |  |  | 0 |  | V |
| VIH | "H" level input voltage | P0, P1, P2, P3, P4, P5, XIN, VDCE |  | 0.8VDD |  | VDD | V |
| VIH | "H" level input voltage | D0-D7 |  | 0.8 VDD |  | 12 | V |
| VIH | "H" level input voltage | $\overline{\text { RESET }}$ |  | 0.85VDD |  | VDD | V |
| VIH | "H" level input voltage | CNTR0, CNTR1, SIn, Sck, INT0, INT1 |  | 0.85VDD |  | VDD | V |
| VIL | "L" level input voltage | P0, P1, P2, P3, P4, P5, D0-D7, XIN, VDCE |  | 0 |  | 0.2VDD | V |
| VIL | "L" level input voltage | RESET |  | 0 |  | 0.3VDD | V |
| VIL | "L" level input voltage | CNTR0, CNTR1, SIN, Sck, INT0, INT1 |  | 0 |  | 0.15VDD | V |
| IOH (peak) | "H" level peak output current | P5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ | -20 |  |  | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ | -10 |  |  |  |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" level average output current | P5 (Note) | $\mathrm{VDD}=5.0 \mathrm{~V}$ | -10 |  |  | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ | -5 |  |  |  |
| IOL(peak) | "L" level peak output current | P3, RESET | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 10 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 4 |  |
| IOL(peak) | "L" level peak output current | D6, D7 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 40 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 30 |  |
| IOL(peak) | "L" level peak output current | D0-D5 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 24 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 12 |  |
| IOL(peak) | "L" level peak output current | P0, P1, P4, P5, ScK, SOUT | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 24 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 12 |  |
| IOL(avg) | "L" level average output current | P3, $\overline{\text { RESET }}$ (Note) | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 5 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 2 |  |
| IoL(avg) | "L" level average output current | D6, D7 (Note) | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 30 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 15 |  |
| IOL(avg) | "L" level average output current | D0-D5 (Note) | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 15 | mA |
|  |  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 7 |  |
| IoL(avg) | "L" level average output current | P0, P1, P4, P5, ScK, Sout (Note) | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  |  | 12 | mA |
|  |  |  | VDD $=3.0 \mathrm{~V}$ |  |  | 6 |  |
| ミloh(avg) | " H " level total average current | P5 |  | -30 |  |  | mA |
| EloL(avg) | "L" level total average current | P5, D, RESET, SCK, SOUT |  |  |  | 80 |  |
|  |  | P0, P1, P3, P4 |  |  |  | 80 |  |

[^6]
## RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=2.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $f(X I N)$ | Oscillation frequency (with a ceramic resonator) | Mask ROM version Middle-speed mode | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 4.2 | MHz |
|  |  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V |  |  | 3.0 |  |
|  |  | One Time PROM version Middle-speed mode | $\mathrm{V} D \mathrm{D}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 4.2 |  |
|  |  | Mask ROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V |  |  | 4.2 |  |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 2.0 |  |
|  |  |  | VDD $=2.0 \mathrm{~V}$ to 5.5 V |  |  | 1.5 |  |
|  |  | One Time PROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V |  |  | 4.2 |  |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 2.0 |  |
| $f(X I N)$ | Oscillation frequency (with external clock input) | Mask ROM version Middle-speed mode | $\mathrm{V} D \mathrm{D}=2.0 \mathrm{~V}$ to 5.5 V |  |  | 3.0 | MHz |
|  |  | One Time PROM version Middle-speed mode | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 3.0 |  |
|  |  | Mask ROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V |  |  | 3.0 |  |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 1.0 |  |
|  |  |  | VDD $=2.0 \mathrm{~V}$ to 5.5 V |  |  | 0.8 |  |
|  |  | One Time PROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V |  |  | 3.0 |  |
|  |  |  | VDD $=2.5 \mathrm{~V}$ to 5.5 V |  |  | 1.0 |  |
| tw(Sck) | Serial I/O external clock period ("H" and "L" pulse width) | Mask ROM version Middle-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 1.5 |  |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 3.0 |  |  |  |
|  |  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V | 4.0 |  |  |  |
|  |  | One Time PROM version <br> Middle-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 1.5 |  |  |  |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 3.0 |  |  |  |
|  |  | Mask ROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 750 |  |  | ns |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 1.5 |  |  | $\mu \mathrm{s}$ |
|  |  |  | VDD $=2.0 \mathrm{~V}$ to 5.5 V | 2.0 |  |  |  |
|  |  | One Time PROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 750 |  |  | ns |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 1.5 |  |  | $\mu \mathrm{s}$ |
| tw(CNTR) | Timer external input period ("H" and "L" pulse width) | Mask ROM version Middle-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 1.5 |  |  | $\mu \mathrm{s}$ |
|  |  |  | VDD $=2.5 \mathrm{~V}$ to 5.5 V | 3.0 |  |  |  |
|  |  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V | 4.0 |  |  |  |
|  |  | One Time PROM version Middle-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 1.5 |  |  |  |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 3.0 |  |  |  |
|  |  | Mask ROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 750 |  |  | ns |
|  |  |  | $\mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V | 1.5 |  |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V | 2.0 |  |  |  |
|  |  | One Time PROM version High-speed mode | $\mathrm{VDD}=4.0 \mathrm{~V}$ to 5.5 V | 750 |  |  | ns |
|  |  |  | V dD $=2.5 \mathrm{~V}$ to 5.5 V | 1.5 |  |  | $\mu \mathrm{s}$ |

## ELECTRICAL CHARACTERISTICS

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=2.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" level output voltage P5 |  |  |  | VDD $=5 \mathrm{~V}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 3 |  |  | V |
|  |  |  | VDD $=3 \mathrm{~V}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2 |  |  |  |  |
| Vol | "L" level output voltage P0, P1, P4, P5 |  | $V D D=5 \mathrm{~V}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ |  |  | 2 | V |  |
|  |  |  | VDD $=3 \mathrm{~V}$ | $\mathrm{IOL}=6 \mathrm{~mA}$ |  |  | 0.9 |  |  |
| VOL | "L" level output voltage P3, RESET |  | VDD $=5 \mathrm{~V}$ | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2 | V |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.9 |  |  |
| VOL | "L" level output voltage D6, D7 |  | $\mathrm{V} D \mathrm{~L}=5 \mathrm{~V}$ | IOL $=30 \mathrm{~mA}$ |  |  | 2 | V |  |
|  |  |  | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 0.9 |  |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2 | V |  |
|  |  |  | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 0.9 |  |  |
| Vol | "L" level output voltage Do-D5 |  |  | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2 | V |  |
|  |  |  | VDD $=3 \mathrm{~V}$ | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.9 |  |  |  |
| IIH | " H " level input current P0, P1, P2, P3, P4, P5, $\overline{\text { RESET, VDCE }}$ |  | $\mathrm{VI}=\mathrm{VDD}$, port P4 selected, port P5: input state |  |  |  | 1 | $\mu \mathrm{A}$ |  |  |
| IIH | "H" level input current D0-D7 |  | V I $=12 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |  |  |
| IIL | "L" level input current P0, P1, P2, P3, P4, P5, $\overline{R E S E T}, ~ V D C E$ |  | VI = 0 V No pull-up of ports P0 and P1, port P4 selected, port P5: input state |  | -1 |  |  | $\mu \mathrm{A}$ |  |  |
| IIL | "L" level input current D0-D7 |  | $\mathrm{VI}=0 \mathrm{~V}$ |  | -1 |  |  | $\mu \mathrm{A}$ |  |  |
| IDD | Supply current | at active mode | $\mathrm{VDD}=5 \mathrm{~V}$ <br> Middle-speed mode | $\mathrm{f}(\mathrm{XIN})=4.0 \mathrm{MHz}$ |  | 1.8 | 5.5 | mA |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=400 \mathrm{kHz}$ |  | 0.5 | 1.5 |  |  |  |
|  |  |  | $V D D=3 \mathrm{~V}$ <br> Middle-speed mode | $\mathrm{f}(\mathrm{XIN})=4.0 \mathrm{MHz}$ |  | 0.9 | 2.7 |  |  |  |
|  |  |  |  | $f(\mathrm{XIN})=400 \mathrm{kHz}$ |  | 0.2 | 0.6 |  |  |  |
|  |  |  | $\begin{array}{\|l\|} \hline \text { VDD }=5 \mathrm{~V} \\ \text { High-speed mode } \\ \hline \end{array}$ | $f(\mathrm{XIN})=4.0 \mathrm{MHz}$ |  | 3.0 | 9.0 |  |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=400 \mathrm{kHz}$ |  | 0.6 | 1.8 |  |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=3 \mathrm{~V} \\ & \text { High-speed mode } \end{aligned}$ | $f(X I N)=2.0 \mathrm{MHz}$ |  | 0.9 | 2.7 |  |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=400 \mathrm{kHz}$ |  | 0.3 | 0.9 |  |  |  |
|  |  | at RAM back-up mode | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |  |  |
|  |  |  | VDD $=5 \mathrm{~V}$ |  |  |  | 10 |  |  |  |
|  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  |  | 6 |  |  |  |
| Rpu | Pull-up resistor value |  | VDD $=5 \mathrm{~V}$ | $\mathrm{VI}=0 \mathrm{~V}$ | 20 | 50 | 125 | $\mathrm{k} \Omega$ |  |  |
|  |  |  | VDD $=3 \mathrm{~V}$ |  | 40 | 100 | 250 |  |  |  |
| $\mathrm{V}^{+}+\mathrm{V}^{-}$ | Hysteresis INT0, INT1, CNTR0, CNTR1, SIn, Sck |  | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 0.3 |  | V |  |  |
|  |  |  | VDD $=3 \mathrm{~V}$ |  |  | 0.3 |  |  |  |  |
| $V \mathrm{~T}_{+}-\mathrm{V}^{-}$ | Hysteresis RESET |  | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 1.5 |  | V |  |  |
|  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 0.6 |  |  |  |  |

## A-D CONVERTER RECOMMENDED OPERATING CONDITIONS

(Comparator mode included, $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdd | Supply voltage |  | 2.7 |  | 5.5 | V |
| VIA | Analog input voltage |  | 0 |  | VDD | V |
| $f(X I N)$ | Oscillation frequency | Middle-speed mode, VDD $\geq 2.7 \mathrm{~V}$ | 0.8 |  |  | MHz |
|  |  | High-speed mode, VDD $\geq 2.7 \mathrm{~V}$ | 0.4 |  |  | MHz |

## A-D CONVERTER CHARACTERISTICS

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  | 10 | bits |
| - | Linearity error | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VdD}=2.7 \mathrm{~V}$ to 5.5 V |  |  |  | $\pm 2$ | LSB |
|  |  | $\mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=3.0 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |
| - | Differential non-linearity error | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, | 2.7 V to 5.5 V |  |  | 0 | LSB |
|  |  | $\mathrm{Ta}=-25^{\circ} \mathrm{C}$ | $\mathrm{C}, \mathrm{VdD}=3.0 \mathrm{~V}$ to 5.5 V |  |  | $\pm 0.9$ |  |
| Vot | Zero transition voltage | VDD $=5.12 \mathrm{~V}$ |  | 0 | 5 | 20 | mV |
|  |  | VDD $=3.072$ |  | 0 | 3 | 15 |  |
| VFST | Full-scale transition voltage | $\mathrm{VDD}=5.12 \mathrm{~V}$ |  | 5105 | 5115 | 5125 | mV |
|  |  | $\mathrm{VDD}=3.072$ |  | 3060 | 3069 | 3075 |  |
| IAdD | A-D operating current | $\mathrm{VDD}=5.0 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=0.4 \mathrm{MHz}$ to 4.0 MHz |  | 0.7 | 2.0 | mA |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=0.4 \mathrm{MHz}$ to 2.0 MHz |  | 0.2 | 0.4 |  |
| TCONV | A-D conversion time | $\mathrm{f}(\mathrm{XIN})=4.0 \mathrm{MHz}$, Middle-speed mode |  |  |  | 93.0 | $\mu \mathrm{s}$ |
|  |  | $f($ XIN $)=4.0 \mathrm{MHz}$, High-speed mode |  |  |  | 46.5 |  |
| - | Comparator resolution | Comparator mode |  |  |  | 8 | bits |
| - | Comparator error (Note) | $\mathrm{VDD}=5.12 \mathrm{~V}$ |  |  |  | $\pm 20$ | mV |
|  |  | VDD $=3.072 \mathrm{~V}$ |  |  |  | $\pm 15$ |  |
| - | Comparator comparison time | $f($ XIN $)=4.0 \mathrm{MHz}$, Middle-speed mode |  |  |  | 12 | $\mu \mathrm{s}$ |
|  |  | $f(X I N)=4.0 \mathrm{MHz}$, High-speed mode |  |  |  | 6 |  |

Note: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is $n$, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.


## VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRSt | Detection voltage |  | 2.7 |  | 4.1 | V |
|  |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 3.3 | 3.5 | 3.7 |  |
| IRST | Operation current of voltage drop detection circuit | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |

## VOLTAGE COMPARATOR RECOMMENDED OPERATING CONDITIONS

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits | Unit |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |

## VOLTAGE COMPARATOR CHARACTERISTICS

( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=3.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Comparison decision voltage error | $\begin{aligned} & \text { CMP0- > CMP0+, CMP0- < CMP0+ } \\ & \text { CMP1- > CMP1+, CMP1- < CMP1+ } \end{aligned}$ |  | 20 | 100 | mV |
| ICMP | Voltage comparator operation current | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 15 | 50 | $\mu \mathrm{A}$ |

## BASIC TIMING DIAGRAM



## PACKAGE OUTLINE

32P4B
(MMP
Plastic 32pin 400mil SDIP


32P6U-A MMP
Plastic 32pin $7 \times 7 \mathrm{~mm}$ body LQFP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material | Recommended Mount Pad |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP32-P-0707-0.80 |  |  | Cu Alloy |  |  |  |  |  |
| (9) <br> (16) <br> Detail F |  |  |  |  |
|  |  |  |  |  | Symbol | Dimension in Millimeters |  |  |
|  |  |  |  |  | Min | Nom | Max |
|  |  |  |  |  | A |  |  | 1.7 |
|  |  |  |  |  | A1 | 0 | 0.1 | 0.2 |
|  |  |  |  |  | A2 | - | 1.4 | - |
|  |  |  |  |  | b | 0.32 | 0.37 | 0.45 |
|  |  |  |  |  | c | 0.105 | 0.125 | 0.175 |
|  |  |  |  |  | D | 6.9 | 7.0 | 7.1 |
|  |  |  |  |  | E | 6.9 | 7.0 | 7.1 |
|  |  |  |  |  | e | - | 0.8 | - |
|  |  |  |  |  | HD | 8.8 | 9.0 | 9.2 |
|  |  |  |  |  | HE | 8.8 | 9.0 | 9.2 |
|  |  |  |  |  | L | 0.3 | 0.5 | 0.7 |
|  |  |  |  |  | L1 | - | 1.0 | - |
|  |  |  |  |  | Lp | 0.45 | 0.6 | 0.75 |
|  |  |  |  |  | A3 | - | 0.25 | - |
|  |  |  |  |  | X | - | - | 0.2 |
|  |  |  |  |  | y | - | - | 0.1 |
|  |  |  |  |  | $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
|  |  |  |  |  | b2 | - | 0.5 | - |
|  |  |  |  |  | 12 | 1.0 | - | - |
|  |  |  |  |  | MD | - | 7.4 | - |
|  |  |  |  |  | ME | - | 7.4 | - |

42P2R-A MMP


## RenesasTechnology Corp. <br> Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!
Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party,
ent of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein
Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (httt://www.mitsubishichips.com).
When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total syster
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
Corporatioctric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric
aerospace, nuclear, or undersea repeater use.
The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

| Rev. <br> No. | Rev. <br> date |  |
| :---: | :--- | :---: |
| 1.0 | First Edition | 980807 |
| 1.1 | Page 1: APPLICATION revised, Table "Under development" eliminated. <br> Pages 10 to 14: PORT BLOCK DIAGRAMS revised. | 010724 |

Page 24: Fig. 17 revised.
Page 28: Table 9 Timer 1 structure and Timer 3 structure revised.
Page 29: Fig. 19 revised.
Page 32: (10) Count start synchronous circuit (timer 1 and 3) revised.
Page 38: Table 13 Slave (reception); line 6; received $\rightarrow$ transmitted
Page 39: Fig. 26 Ain8 $\rightarrow$ AIn4, AIn9 $\rightarrow$ AIn5, AIn10 $\rightarrow$ AIn6, AIn11 $\rightarrow$ AIN7
Page 56: ROM ORDERING METHOD revised.
Mask ROM Order Confirmation Form, Mark Specification Form eliminated.
As for Mask ROM Order Confirmation Form and Mark Specification Form, refer to http://www.infomicom.maec.co.jp/rom/efram/romtopf.htm

32P6B-A package is changed to 32P6U-A package.
Pages 94 and 95: All packages renewed.


[^0]:    Note: shipped in blank

[^1]:    Note: "R" represents read enabled, and "W" represents write enabled.

[^2]:    Note: "R" represents read enabled, and "W" represents write enabled.

[^3]:    (16) Voltage comparator function

    When the voltage comparator function is valid with the voltage comparator control register Q3, it is operating even in the RAM back-up mode. Accordingly, be careful about such state because it causes the increase of the operation current in the RAM backup mode.
    In order to reduce the operation current in the RAM back-up mode, invalidate (bits 2 and 3 of register $\mathrm{Q} 3=$ " 0 ") the voltage comparator function by software before the POF instruction is executed.
    Also, while the voltage comparator function is valid, current is always consumed by voltage comparator. On the system required for the low-power dissipation, invalidate the voltage comparator when it is unused by software.

[^4]:    *: The 4513 Group does not have these instructions.

[^5]:    *: The 4513 Group does not have these instructions.

[^6]:    Note: The average output current ( $\mathrm{IOH}, \mathrm{IOL}$ ) is the average value during 100 ms .

