





#### **FEATURES**

#### **APPLICATIONS**

LVPECL/LVDS Differential Output Low RMS jitter performance 12 kHz to 20 MHz Low Phase Noise Compliant to RoHS directive Base station controllers 4G/LTE applications Ethernet, SyncE Test and Measurement

#### **Ordering Information:**

Product Family	Temperature Range		Stability* Enable/Disable		Absolute Pull Range (APR)		Logic Type		Package/Lead Configuration		Frequency	
	Code	Value	Code	Code	Value	Code	Value	Code	Value	Code	Value	
M3028	2 6	-40 °C to +85 °C -20 °C to +70 °C	0	B U	Enable High (pad 2) No Enable/Disable	G C F	±20 ppm ±25 ppm ±40 ppm	P L	LVPECL LVDS	N	Leadless	XXX.XXXX MHz
Example: N	и302820B	GPN 122.8800 MHz										
M3028		2	0		В		G		Р		N	122.8800MHz

**LVPECL Electrical Specifications:** 

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Frequency of Operation	Fo	30		170	MHz	
		Free	quency Sta	ability		
Frequency Stability	ΔF/F		ordering infor			
Aging		-5		+5	nnm	1 <sup>st</sup> year
Aging		-3		+3	ppm	Per year thereafter
			RF Outpu	t		
Output Type		LVF	PECL Compa	atible		
Output Load		50 Ω	Ω to (Vcc-2.0	) VDC	V	
Symmetry (duty cycle)		45		55	%	Ref. to 50% of waveform
Logic Level "0"	$V_{OL}$			V <sub>cc</sub> -1.63	V	
Logic Level "1"	$V_{OH}$	V <sub>cc</sub> -1.085			V	
Rise/Fall Time	$T_R/T_F$			0.7	ns	20% to 80% of waveform
Start-up Time	$T_{SU}$			10	ms	$T_{ambient} = +25^{\circ}C$
Enable Logic (Pad 2)		70% V <sub>CC</sub> or N/C			V	Output Enabled
Disable Logic (Pad 2)				30% V <sub>CC</sub>	V	Output Disabled to high-Z
-		Freq	uency Adju	stment		
Control Voltage		0.00	1.65	3.30	V	Pad 1
Absolute Pull Range	APR		See ordering	g information		
Modulation Bandwidth	fm	10	20		kHz	-3 dB
Input Impedance	$Z_{in}$	100			kΩ	Pad 1
Linearity				10	%	
	S	upply Voltag	ge & Powe	r Consumption	on	
Operating Voltage	V <sub>CC</sub>	3.135	3.300	3.465	V	
Supply Current	I <sub>cc</sub>			80	mA	
		Ot	her Parame	ters		
Phase Jitter (RMS)	Фл		0.1		ps	12 KHz to 20 MHz 122.88 MHz







**LVDS Electrical Specifications:** 

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Frequency of Operation	Fo	30		170	MHz	
-		Free	quency St	ability		•
Frequency Stability	ΔF/F			ng information		
		-5	-5			1 <sup>st</sup> year
Aging		-3		+3	ppm	Per year thereafter
	•		RF Outp	ut	•	
Output Type		LV	DS Compa			
Output Load		10	0 Ω Differe	ntial	V	
Symmetry (duty cycle)	V <sub>OH</sub>	45		55	%	Ref. to 50% of waveform
Differential Output Voltage	$V_{DIFF}$	250	350	450	mV	peak-to-peak differential output voltage
Output Offset Voltage	Vos	1.125	1.250	1.375	V	1 3
Rise/Fall Time	$T_R/T_F$		0.4	0.7	ns	20% to 80% of waveform
Start-up Time	T <sub>SU</sub>			10	ms	$T_{ambient} = +25^{\circ}C$
Enable Logic (Pad 2)		70% V <sub>CC</sub> or N/C			V	Output Enabled
Disable Logic (Pad 2)				30% V <sub>CC</sub>	V	Output Disabled to high-Z
	•	Freq	uency Adji			
Control Voltage		0.30	1.65	3.00	V	Pad 1
Absolute Pull Range	APR	See o	rdering info	rmation		
Modulation Bandwidth	fm	10			kHz	-3 dB
Input Impedance	Z <sub>in</sub>	100			kΩ	Pad 1
Linearity				10	%	
	S	upply Voltag	ge & Pow	er Consumpt	ion	
Operating Voltage	V <sub>CC</sub>	3.135	3.300	3.465	V	
Supply Current	I <sub>CC</sub>			60	mA	
<u>.</u>		Ot	her Param	eters		
Phase Jitter (RMS)	Фл		0.2		ps	12 KHz to 20 MHz 156.25 MHz

**Environmental & Packaging Requirements:** 


Liivii Oiliileillai & i acka	ging requirements.
Storage Temperature	-55°C to 125°C
Mechanical Shock	Per MIL-STD-202, Method 213, Condition E
Vibration	Per MIL-STD-202, Method 204D, Condition D
Aging	+85°C ±3°C, 720H (No BIAS)
Humidity	+40°C ±2°CX90~95%, 96H (NO BIAS)
Thermal Cycle	Per MIL-STD-883, Method 1011, Condition A
Hermeticity	Per MIL-STD-202, Method 112 (1 x 10 <sup>-8</sup> atm cc/s of Helium)
Moisture Sensitivity Level	MSL1
Solderability	Per EIAJ-STD-002, Method 208
Max. Soldering Conditions	See solder profile, Figure 1
Pad Termination	Gold, 1 µm maximum thickness
Package Type	6-pad 5.0 X 7.0 mm leadless ceramic. RoHS compliant.










### **Typical LVPECL Test Circuit & Load Circuit Diagrams:**





### **Typical LVDS Test Circuit & Load Circuit Diagrams:**






Page 3 of 6








### **Output Waveform:**



#### **LVPECL Phase Noise Plot:**










#### Marking, Pin Out:


Pad	Function
1	Control Voltage
2	Enable/Disable or N/C
3	Ground
4	Output
5	Complementary Output
6	+V <sub>cc</sub>

	Part Marking						
Line 1	[part designation]						
Line 2	FFFMFFFF						
Line 3	M yy ww vv						

Legend						
M	MtronPTI					
F	Frequency					
уу	Year Work Week					
ww						
VV	Factory code					

#### **Dimensions:**











### **Soldering Conditions:**





Figure 1

### **Tape and Reel Specifications:**



Tape and Reel Specifications											
Α	В	С	D	Е	F	G	Н	J	K	L	М
5.32	7.28	1.5	7.5	2.2	4	8	16	178	13.5	24.8	80