# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

## MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES

# M30218 <br> <br> Group 

 <br> <br> Group}

## User's Manual

## http://www.infomicom.maec.co.jp/indexe.htm

Before using this material, please visit the above website to confirm that this is the most current document available.

## Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.


## Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http:// www.mitsubishichips.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.


## Preface

This user's manual describes the function and features of the Mitsubishi M30218 Group CMOS 16 -bit microcomputer. The software features are explained to help designers take full advantage of the M16C functions.
For details about the software, please refer to the "M16C/60, M16C/20 series software manual", and for the development support tools, please refer to the related instruction manual.

## How to Use This Manual

This user's manual is written for the M30218 group.
The reader of this manual is expected to have the basic knowledge of electric and logic circuits and microcomputers.
This manual is for the use of the models below.

- M30217MA-AXXXFP
- M30218MC-AXXXFP
- M30218FCFP

These products have similar features except for the memories, which differ from one product to another. This manual gives descriptions of M30218MC-AXXXFP. Memories built-in are as shown below. Be careful when writing a program, as the memories have different capacities.


The figure of each register configuration describes its functions, contents at reset, and attributes as follows :

- Bit attribute


This manual comprises of five chapters. Use the suggested chapters as a reference for the following topics:

* To understand hardware specifications $\qquad$ Chapter 1 Hardware
* To understand the basic way of using peripheral features and the operation timing $\qquad$ Chapter 2 Peripheral Functions Usage
* To observe applications of peripheral features $\qquad$ Chapter 3 Examples of Peripheral Functions Applications
* To understand interrupt timing in detail $\qquad$ Chapter 4 Interrupts
* To understand standard data $\qquad$ Chapter 5 Standard Characteristics

This manual includes a quick reference immediately following the Table of Contents, indicate the page of the topic to be pursued.

* To find a page describing a specific register by the register address $\qquad$ Quick Reference to Pages Classified by Address


## M16C Family-related document list

## Usages

(Microcomputer development flow)


## M16C Family Line-up



## Table of Contents

## Chapter 1 Hardware

Description ..... 2
Pin Description ..... 7
Memory ..... 9
Central Processing Unit (CPU) ..... 12
Reset ..... 15
Software Reset ..... 18
Clock Generating Circuit ..... 19
Clock Output ..... 23
Stop Mode ..... 23
Wait Mode ..... 23
Status Transition Of BCLK ..... 24
Power Contro ..... 25
Protection ..... 27
Overview of Interrupt ..... 28
Watchdog Timer ..... 46
DMAC ..... 48
FLD Controller ..... 54
Timer ..... 71
Timer A ..... 72
Timer B ..... 82
Serial I/O ..... 88
Serial I/O2 ..... 102
A-D Converter ..... 115
D-A Converter ..... 125
CRC Calculation Circuit ..... 127
Programmable I/O Ports ..... 129
Exclusive High-breakdown-voltage Output Ports ..... 129
Flash Memory ..... 154

## Chapter 2 Peripheral Functions Usage

2.1 Protect ..... 178
2.1.1 Overview ..... 178
2.1.2 Protect Operation ..... 178
2.2 Timer A ..... 180
2.2.1 Overview ..... 180
2.2.2 Operation of Timer A (timer mode) ..... 186
2.2.3 Operation of Timer A (timer mode, gate function selected) ..... 188
2.2.4 Operation of Timer A (timer mode, pulse output function selected) ..... 190
2.2.5 Operation of Timer A (event counter mode, reload type selected) ..... 192
2.2.6 Operation of Timer A (event counter mode, free run type selected) ..... 194
2.2.7 Operation of timer A (2-phase pulse signal process in event counter mode, normal mode se- lected) ..... 196
2.2.8 Operation of timer A (2-phase pulse signal process in event counter mode, multiply-by-4 mode selected) ..... 198
2.2.9 Operation of Timer A (one-shot timer mode) ..... 200
2.2.10 Operation of Timer A (one-shot timer mode, external trigger selected) ..... 202
2.2.11 Operation of Timer A (pulse width modulation mode, 16-bit PWM mode selected) ..... 204
2.2.12 Operation of Timer A (pulse width modulation mode, 8 -bit PWM mode selected) ..... 206
2.2.13 Precautions for Timer A (timer mode) ..... 208
2.2.14 Precautions for Timer A (event counter mode) ..... 209
2.2.15 Precautions for Timer A (one-shot timer mode) ..... 210
2.2.16 Precautions for Timer A (pulse width modulation mode) ..... 211
2.3 Timer B ..... 212
2.3.1 Overview ..... 212
2.3.2 Operation of Timer B (timer mode) ..... 216
2.3.3 Operation of Timer B (event counter mode) ..... 218
2.3.4 Operation of Timer B (pulse period measurement mode) ..... 220
2.3.5 Operation of Timer B (pulse width measurement mode) ..... 222
2.3.6 Precautions for Timer B (timer mode, event counter mode) ..... 224
2.3.7 Precautions for Timer B (pulse period/pulse width measurement mode) ..... 225
2.4 Clock-Synchronous Serial I/O ..... 226
2.4.1 Overview ..... 226
2.4.2 Operation of Serial I/O (transmission in clock-synchronous serial I/O mode) ..... 232
2.4.3 Operation of the Serial I/O (transmission in clock-synchronous serial I/O mode, transfer clock
output from multiple pins function selected) ..... 236
2.4.4 Operation of Serial I/O (reception in clock-synchronous serial I/O mode) ..... 240
2.4.5 Precautions for Serial I/O (in clock-synchronous serial I/O) ..... 244
2.5 Clock-Asynchronous Serial I/O (UART) ..... 246
2.5.1 Overview ..... 246
2.5.2 Operation of Serial I/O (transmission in UART mode) ..... 254
2.5.3 Operation of Serial I/O (reception in UART mode) ..... 258
2.6 Serial I/O2 ..... 262
2.6.1 Overview ..... 262
2.6.2 Serial I/O2 connection examples ..... 267
2.6.3 Serial I/O2 modes ..... 269
2.6.4 Serial I/O2 Operations (transmission in 8-bit serial I/O mode) ..... 270
2.6.5 Serial I/O2 Operations (transmission/reception in automatic transfer serial I/O mode) ..... 274
2.6.6 Serial I/O2 Operations (transmission/reception in automatic transfer serial I/O mode, using handshake signal) ..... 278
2.6.7 Precautions for Serial I/O2 ..... 282
2.7 FLD (VFD) Controller ..... 286
2.7.1 Overview ..... 286
2.7.2 FLD operation (FLD automatic display and key-scan using segments) ..... 296
2.7.3 FLD operation (FLD automatic display and key-scan using digits) ..... 302
2.7.4 FLD operation (FLD display and key-scan using segment by software) ..... 306
2.7.5 FLD operation (Display with digit expander M35501FP) ..... 312
2.7.6 FLD operation (Display with digit expander M35501FP: column discrepancy) ..... 318
2.7.7 Precautions for FLD controller ..... 325
2.8 A-D Converter ..... 326
2.8.1 Overview ..... 326
2.8.2 Operation of A-D converter (one-shot mode) ..... 332
2.8.3 Operation of A-D Converter (in repeat mode) ..... 334
2.8.4 Operation of A-D Converter (in single sweep mode) ..... 336
2.8.5 Operation of A-D Converter (in repeat sweep mode 0) ..... 338
2.8.6 Operation of A-D Converter (in repeat sweep mode 1) ..... 340
2.8.7 Precautions for A-D Converter ..... 342
2.8.8 Method of A-D Conversion (10-bit mode) ..... 343
2.8.9 Method of A-D Conversion (8-bit mode) ..... 345
2.8.10 Absolute Accuracy and Differential Non-Linearity Error ..... 347
2.8.11 Internal Equivalent Circuit of Analog Input ..... 349
2.8.12 Sensor's Output Impedance under A-D Conversion ..... 350
2.9 D-A Converter ..... 352
2.9.1 Overview ..... 352
2.9.2 D-A Converter Operation ..... 353
2.10 DMAC ..... 354
2.10.1 Overview ..... 354
2.10.2 Operation of DMAC (one-shot transfer mode) ..... 358
2.10.3 Operation of DMAC (repeated transfer mode) ..... 360
2.11 CRC Calculation Circuit ..... 362
2.11.1 Overview ..... 362
2.11.2 Operation of CRC Calculation Circuit ..... 363
2.12 Watchdog Timer ..... 364
2.12.1 Overview ..... 364
2.12.2 Operation of Watchdog Timer ..... 366
2.13 Address Match Interrupt ..... 368
2.13.1 Overview ..... 368
2.13.2 Operation of Address Match Interrupt ..... 370
2.14 Power Control ..... 372
2.14.1 Overview ..... 372
2.14.2 Stop Mode Set-Up ..... 377
2.14.3 Wait Mode Set-Up ..... 378
2.14.4 Precautions in Power Control ..... 379
2.15 Programmable I/O Ports ..... 380
2.15.1 Overview ..... 380
Chapter 3 Examples of Peripheral functions Applications
$\qquad$
3.1 Long-Period Timers ..... 388
3.2 Variable-Period Variable-Duty PWM Output ..... 392
3.3 Delayed One-Shot Output ..... 396
3.4 Buzzer Output ..... 400
3.5 Solution for External Interrupt Pins Shortage ..... 402
3.6 Memory to Memory DMA Transfer ..... 404
3.7 Controlling Power Using Stop Mode ..... 408
3.8 Controling Power Using Wait Mode ..... 412

## Chapter 4 Interrupt

4.1 Overview of Interrupt ..... 408
4.1.1 Type of Interrupts ..... 408
4.1.2 Software Interrupts ..... 409
4.1.3 Hardware Interrupts ..... 420
4.1.4 Interrupts and Interrupt Vector Tables ..... 421
4.2 Interrupt Control ..... 423
4.2.1 Interrupt Enable Flag ..... 425
4.2.2 Interrupt Request Bit ..... 425
4.2.3 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL) ..... 426
4.2.4 Rewrite the interrupt control register ..... 427
4.3 Interrupt Sequence ..... 428
4.3.1 Interrupt Response Time ..... 428
4.3.2 Variation of IPL when Interrupt Request is Accepted ..... 429
4.3.3 Saving Registers ..... 430
4.4 Returning from an Interrupt Routine ..... 432
4.5 Interrupt Priority ..... 432
4.6 Multiple Interrupts ..... 434
4.7 Precautions for Interrupts ..... 436
Chapter 5 Standard Characteristics
5.1 Standard DC Characteristics ..... 440
5.1.1 Standard Ports Characteristics ..... 440
5.1.2 Characteristics of ICC-f(XIN) ..... 444
5.2 Standard Characteristics of A-D Converter ..... 446
5.3 Standard Characteristics of D-A Converter ..... 448
5.4 Standard Characteristics of Pull-Up Resistor ..... 451

This page kept blank for layout purposes.

## Quick Reference to Pages Classified by Address

| Addres | S Register | Page | Addres | s Register | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000016 |  |  | 004016 |  |  |
| 000116 |  |  | 004116 |  |  |
| 000216 |  |  | 004216 |  |  |
| 000316 |  |  | 004316 |  |  |
| 000416 | Processor mode register 0 (PM0) | 18 | 004416 |  |  |
| 000516 | Processor mode register 1(PM1) | 18 | 004516 |  |  |
| 000616 | System clock control register 0 (CM0) | 22 | $\begin{aligned} & 004616 \\ & 004716 \end{aligned}$ |  |  |
| 000716 | System clock control register 1 (CM1) |  |  | INT3 interrupt control register (INT3IC) | 34 |
| 000816 |  |  | 004816 | INT4 interrupt control register (INT4IC) |  |
| 000916 | Address match interrupt enable register (AIER) | 43 | 004916 | INT5 interrupt control register (INT5IC) |  |
| 000A16 | Protect register (PRCR) | 27 | 004A 16 |  |  |
| 000B16 |  |  | 004B16 | DMA0 interrupt control register (DMOIC) | 34 |
| $000 \mathrm{C}_{16}$ |  |  | 004C16 | DMA1 interrupt control register (DM1IC) |  |
| 000D16 |  |  | 004D16 |  |  |
| 000E16 | Watchdog timer start register (WDTS) | 47 | $004 E_{16}$004F16 | A-D conversion interrupt control register (ADIC) | 34 |
| 000F16 | Watchdog timer control register (WDC) |  |  | SI/O2 automatic transfer interrupt control register (ASIOIC) |  |
| $\begin{aligned} & 001016 \\ & 001116 \end{aligned}$ | Address match interrupt register 0 (RMAD0) | 43 | 005016 | FLD interrupt control register (FLDIC) |  |
|  |  |  | $\begin{aligned} & 005116 \\ & 005216 \end{aligned}$ | UART0 transmit interrupt control register (S0TIC) |  |
| 001216 |  |  |  | UART0 receive interrupt control register (SORIC) |  |
| 001316 |  |  | 005316 | UART1 transmit interrupt control register (S1TIC) |  |
| 001416 | Address match interrupt register 1 (RMAD1) | 43 | 005416 | UART1 receive interrupt control register (S1RIC) |  |
| 001516 |  |  | 005516 | Timer A0 interrupt control register (TA0IC) |  |
| 001616 |  |  | 005616 | Timer A1 interrupt control register (TA1IC) |  |
| 001716 |  |  | 005716 | Timer A2 interrupt control register (TA2IC) |  |
| 001816 |  |  | 005816 | Timer A3 interrupt control register (TA3IC) |  |
| 001916 |  |  | 005916 | Timer A4 interrupt control register (TA4IC) |  |
| 001A16 |  |  | 005A16 | Timer B0 interrupt control register (TB0IC) |  |
| 001B16 |  |  | 005B16 | Timer B1 interrupt control register (TB1IC) |  |
| 001C16 |  |  | $005 \mathrm{C}_{16}$ | Timer B2 interrupt control register (TB2IC) |  |
| 001D16 |  |  | 005D ${ }_{16}$ | INTO interrupt control register (INTOIC) |  |
| 001E16 |  |  | 005E16 | INT1 interrupt control register (INT1IC) |  |
| 001F16 |  |  | 005F16 | INT2 interrupt control register (INT2IC) |  |
| 002016 |  |  |  |  | $\approx$ |
| 002116 | DMA0 source pointer (SARO) | 51 |  | Serial I/O2 automatic transfer data pointer (SIO2DP) |  |
| 002216 |  |  | 034016 | Serial I/O2 automatic transfer data pointer (SIO2DP) | 105 |
| 002316 |  |  | 034116 |  |  |
| 002416 |  |  | 034216 | Serial I/O2 control register 1 (SIO2CON1) | 104 |
| 002516 | DMA0 destination pointer (DAR0) | 51 | 034316 |  |  |
| 002616 |  |  | 034416 | Serial I/O2 control register 2 (SIO2CON2) | 104 |
| 002716 |  |  | 034516 |  |  |
| 002816 | DMA0 transfer counter (TCR0) | 51 | 034616 | Serial I/O2 register / transfer counter (SIO2) | 105 |
| 002916 |  |  | 034716 |  |  |
| 002A ${ }_{16}$ |  |  | 034816 | Serial l/O2 control register 3 (SIO2CON3) | 105 |
| 002B16 |  |  | 034916 |  |  |
| 002C16 | DMA0 control register (DM0CON) | 50 | 034A 16 |  |  |
| 002D16 |  |  | 034B16 |  |  |
| 002E16 |  |  | 034C16 |  |  |
| 002F16 |  |  | 034D16 |  |  |
| 003016 |  |  | 034E16 |  |  |
| 003116 | DMA1 source pointer (SAR1) | 51 | 034F16 |  |  |
| 003216 |  |  | 035016 | FLD mode register (FLDM) |  |
| 003316 |  |  | 035116 | FLD output control register (FLDCON) | 56 |
| 003416 |  |  | 035216 | Tdisp time set register (TDISP) |  |
| 003516 | DMA1 destination pointer (DAR1) | 51 | 035316 |  |  |
| 003616 |  |  | 035416 | Toff1 time set register (TOFF1) | 57 |
| 003716 |  |  | 035516 |  |  |
| 003816 | DMA1 transfer counter (TCR1) | 51 | 035616 | Toff2 time set register (TOFF2) | 57 |
| 003916 | DMA1 transfer counter (TCR1) | 51 | 035716 |  |  |
| 003A16 |  |  | 035816 | FLD data pointer (FLDDP) | 57 |
| 003B16 |  |  | 035916 | P2 FLD/port switch register (P2FPR) | 57 |
| 003C16 | DMA1 control register (DM1CON) | 50 | 035A16 | P3 FLD/port switch register (P3FPR) |  |
| 003D16 |  |  | 035B16 | P4 FLD/port switch register (P4FPR) | 58 |
| 003E ${ }_{16}$ |  |  | 035C16 | P5 digit output set register (P5DOR) |  |
| 003F16 |  |  | 035D16 | P6 digit output set register (P6DOR) | 59 |
|  |  |  | 035E16 |  |  |
|  |  |  | 035F16 |  |  |

## Quick Reference to Pages Classified by Address

| Addres | Rs Register | Page |
| :---: | :---: | :---: |
| 038016 | Count start flag (TABSR) | 73 |
| 116 | Clock prescaler reset flag (CPSRF) | 74 |
| 16 | One-shot start flag (ONSF) |  |
| 038316 | Trigger select register (TRGSR) |  |
| 0384 | Up-down flag (UDF) | 73 |
| 038516 |  |  |
| ${ }^{038616}$ | Timer A0 (TA0) | 73 |
| 038816 | Timer A1 (TA1) |  |
| 038916 |  |  |
| 038A16 | Timer A2 (TA2) |  |
| 038816 | Timer A2 (TA2) |  |
| 038 C 16 <br> 038 D <br> 16 | Timer A3 (TA3) |  |
| ${ }^{038 E 16}$ | Timer A4 (TA4) |  |
| ${ }^{038 F 16}$ |  |  |
| 039016 03916 | Timer B0 (TB0) | 83 |
| 039216 | Timer B1 (TB1) |  |
| 039416 |  |  |
| 039516 | Timer B2 (TB2) |  |
| 039616 | Timer A0 mode register (TA0MR) | 72 |
| 039716 | Timer A1 mode register (TA1MR) |  |
| 039816 | Timer A2 mode register (TA2MR) |  |
| 039916 | Timer A3 mode register (TA3MR) |  |
| 039A16 | Timer A4 mode register (TA4MR) |  |
| 039816 | Timer B0 mode register (TB0MR) | 82 |
| 039 C 16 | Timer B1 mode register (TB1MR) |  |
| 039D16 | Timer B2 mode register (TB2MR) |  |
| $039 E_{16}$ |  |  |
| 039716 |  |  |
| 03A016 | UART0 transmit/receive mode register (UOMR) | 91 |
| 03A116 | UART0 bit rate generator (U0BRG) | 90 |
| ${ }_{0}^{03 A 216}$ | UART0 transmit buffer register (UOTB) |  |
| $3 A 416$ | UART0 transmit/receive control register 0 (U0C0) | 91 |
| 03A516 | UART0 transmit/receive control register 1 (U0C1) | 92 |
| $03 A 616$ $03 A 716$ | UARTO receive buffer register (U0RB) | 90 |
| 03A816 | UART1 transmit/receive mode register (U1MR) | 91 |
| 03A916 | UART1 bit rate generator (U1BRG) | 90 |
| $03{ }^{03} A_{16}$ $03 A_{16}$ | UART1 transmit buffer register (U1TB) |  |
| 03AC16 | UART1 transmit/receive control register 0 (U1C0) | 91 |
| 03AD16 | UART1 transmit/receive control register 1 (U1C1) | 92 |
| ${ }^{03 A E 16}$ | UART1 receive buffer register (U1RB) | 90 |
| 03B016 | UART transmit/receive control register 2 (UCON) | 92 |
| 038116 |  |  |
| $03 B 216$ |  |  |
| $03 B 316$ |  |  |
| 038416 | Flash memory control register 0 (FCONO) (Note) | 155 |
| $03 B 516$ | Flash memory control register 1 (FCON1) (Note) |  |
| 038616 | Flash command register (FCMD) (Note) |  |
| $03 B 716$ |  |  |
| 038816 | DMA0 request cause select register (DM0SL) | 50 |
| 038916 |  |  |
| 03 BA 16 | DMA1 request cause select register (DM1SL) | 50 |
| 03 BB 16 |  |  |
|  | CRC data register (CRCD) | 127 |
| 03BE 16 | CRC input register (CRCIN) |  |
| 03BF 16 |  |  |

Note: This register is only exist in flash memory version.

| Address Register |  | Page |
| :---: | :---: | :---: |
| 03C016 03 C 116 03 C 216 | A-D register 0 (ADO) | 118 |
|  | A-D register 0 (ADO) |  |
|  | A-D register 1 (AD1) |  |
| $\begin{aligned} & 03 \mathrm{C} 316 \\ & 03 \mathrm{C} 416 \end{aligned}$ | A-D register 2 (AD2) |  |
| $\begin{aligned} & 03 C 516 \\ & 03 C 616 \end{aligned}$ | A-D register 2 (AD2) |  |
|  | A-D register 3 (AD3) |  |
| $\begin{aligned} & 03 C 716 \\ & 03 C 816 \end{aligned}$ |  |  |
| $\begin{aligned} & \text { O3C916 } \\ & \text { O3CA16 } \end{aligned}$ | A-D register 4 |  |
|  | A-D register 5 (AD5) |  |
| $\begin{aligned} & \mathbf{0 3 C B}_{16} \\ & \mathrm{OBCC}_{16} \end{aligned}$ | A-D register 6 (AD6) |  |
| $\begin{aligned} & \text { O3CD16 } \\ & \text { O3CE16 } \end{aligned}$ | A-D register 6 (AD6) |  |
|  | A-D register 7 (AD7) |  |
| $\begin{aligned} & \text { O3CF16 } \\ & \text { 03D016 } \end{aligned}$ | A-D register 7 (AD7) |  |
|  |  |  |
| 03D116 |  |  |
| 03D216 |  |  |
|  |  |  |
| $\begin{aligned} & \text { 03D416 } \\ & \text { 03D516 } \end{aligned}$ | A-D control register 2 (ADCON2) | 118 |
|  |  |  |
| $\begin{aligned} & \text { 03D616 } \\ & \text { 03D716 } \end{aligned}$ | A-D control register 0 (ADCON0) | 117 |
|  | A-D control register 1 (ADCON1) |  |
| 03 D 816 | D-A register 0 (DA0) | 126 |
| $03 \mathrm{D916}$ - |  |  |
| 03DA16 | D-A register 1 (DA1) | 126 |
| 03DB16 |  |  |
| 03DC16 | D-A control register (DACON) | 126 |
| 03DD16 |  |  |
| 03DE16 |  |  |
| 03DF16 |  |  |
| 03E016 | Port P0 (P0) | 13 |
| 03 E 116 | Port P1 (P1) | 132 |
| 03 E 216 |  |  |
| 03 E 316 |  |  |
| 03E416 | Port P2 (P2) | 132 |
| 03E516 | Port P3 (P3) | 132 |
| $03 \mathrm{E616}$ |  |  |
| $03 E 716$ | Port P3 direction register (PD3) |  |
| 03E816 | Port P4 (P4) | 132 |
| 03E916 | Port P5 (P5) |  |
| 03EA16 | Port P4 direction register (PD4) |  |
| 03EB16 |  |  |
| 03EC16 | Port P6 (P6) |  |
| 03ED16 | Port P7 (P7) | 132 |
| 03EE16 |  |  |
| 03EF16 | Port P7 direction register (PD7) | 132 |
| 03F016 | Port P8 (P8) |  |
| 03F116 | Port P9 (P9) |  |
| 03 F 216 | Port P8 direction register (PD8) |  |
| 03 F 316 | Port P9 direction register (PD9) |  |
| 03 F 416 | Port P10 (P10) |  |
| 03F516 |  |  |
| $03 F 616$ | Port P10 direction register (PD10) | 132 |
| 03F716 |  |  |
| $03 \mathrm{F816}$ |  |  |
| $03 \mathrm{F9} 96$ |  |  |
| 03FA16 |  |  |
| 03FB16 |  |  |
| 03FC16 |  |  |
| 03FD16 | Pull-up control register 0 (PUR0) | 133 |
| 03FE16 | Pull-up control register 1 (PUR1) | 133 |
| 03FF16 |  |  |

## Chapter 1

Hardware

## Description

The M30218 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling musical instruments, household appliances and other high-speed processing applications.
The M30218 group includes a wide range of products with different internal memory types and sizes and various package types.

## Features



Note: Only mask ROM version.

## Applications

Household appliances, office equipment, Audio etc.
-------Table of Contents------
Central Processing Unit (CPU) ..... 12
Timer. ..... 71Reset............................................................... 15
Clock Generating Circuit ..... 19
Protection ..... 27
Interrupts ..... 28
Watchdog Timer ..... 46
DMAC ..... 48
Serial I/O ..... 88
A-D Converter ..... 115
D-A Converter ..... 125
CRC Calculation Circuit ..... 127
Programmable I/O Ports ..... 129
Flash memory ..... 154
FLD controller ..... 54

## Pin Configuration

Figure 1 shows the pin configuration (top view).

PIN CONFIGURATION (top view)


Package:100P6S-A

Figure 1. Pin configuration (top view)

## Block Diagram

Figure 2 shows a block diagram of the M30218 group.

Block diagram of the M30218 group


Note 1: ROM size depends on MCU type.
Note 2: RAM size depends on MCU type.

Figure 2. Block diagram of M30218 group

## Performance Outline

Table 1 shows a performance outline of M30218 group.
Table 1. Performance outline of M30218 group

| Item |  |  | Performance |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  |  | 91 instructions |
| Shortest instruction execution time |  |  | 100ns(f(XiN)=10MHz) |
| Memory capacity | ROM |  | See figure memory expansion |
|  | RAM |  | See figure memory expansion |
| I/O port | P3, P4, P7 to P10 |  | 8 bits $\times 6$ |
| Output port | P0 to P2, P5, P6 |  | 8 bit x 5 |
| Multifunction timer | TA0, TA1, TA2, TA3, TA4 |  | 16 bits $\times 5$ |
|  | TB0, TB1, TB2 |  | 16 bits $\times 3$ |
| Serial I/O | UART0, UART1 |  | (UART or clock synchronous) $\times 2$ |
|  | SI/O2 |  | (Clock synchronous) $\times 1$ (with automatic transfer function) |
| Fluorescent display |  |  | 56 pins |
| A-D converter |  |  | 10 bits $\times 8$ channels |
| D-A converter |  |  | 8 bits $\times 2$ |
| DMAC |  |  | 2 channels (triggers :15 sources) |
| CRC calculation circuit |  |  | 1 circuit (polynomial: $\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1$ ) |
| Watchdog timer |  |  | 15 bits $\times 1$ (with prescaler) |
| Interrupt |  |  | 19 internal and 6 external sources, 4 software sources, 7 levels |
| Clock generating circuit |  |  | 2 built-in clock generation circuits (built-in feedback resistor, and external ceramic or quartz oscillator) |
| Supply voltage |  |  | 4.0 to $5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ 2.7 to $5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=3.5 \mathrm{MHz})$ (Note) |
| Power consumption |  |  | 18 mW (VCC=3V, f(XIN)=5MHz) |
| I/O <br> characteristic | I/O withstand voltage |  | Vcc-48V (output ports : P0 to P2, P5, P6, I/O ports : P3, P40 to P43) |
|  |  |  | 0 to Vcc (l/O ports :P44 to P47, P7 to P10) |
|  | Output current | H | - 18mA (P0 to P3, P40 to P43, P5, P6) :high-breakdown-voltage, P-channel open-drain |
|  |  |  | - 5mA (P44 to P47, P7 to P10) |
|  |  | L | 5 mA (P44 to P47, P7 to P10) |
| Operating ambient temperature |  |  | -20 to $85^{\circ} \mathrm{C}$ |
| Device configuration |  |  | CMOS silicon gate |
| Package |  |  | 100-pin plastic mold QFP |

## Note: Only mask ROM version.

Mitsubishi plans to release the following products in the M30218 group:
(1) Support for mask ROM version and flash memory version
(2) Memory capacity
(3) Package

100P6S : Plastic molded QFP (mask ROM version and flash memory version)


Figure 3. ROM expansion


Figure 4. Type No., memory size, and package

## Pin Description

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply input |  | Supply 2.7 V (Note1) to 5.5 V to the Vcc pin. Supply 0 V to the $\mathrm{V} s \mathrm{~s}$ pin. Connect a bypass capacitor across the Vcc pin and Vss pin. |
| CNVss | CNVss | Input | Connect it to the Vss pin. |
| RESET | Reset input | Input | A "L" on this input resets the microcomputer. |
| XIN <br> Xout | Clock input Clock output | Input Output | These pins are provided for the main clock generating circuit.Connect a ceramic resonator or crystal between the XIN and the Xout pins. To use an externally derived clock, input it to the XIN pin and leave the Xout pin open. |
| AVcc | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vcc. |
| AVss | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vss. |
| Vref | Reference voltage input | Input | This pin is a reference voltage input for the A-D converter. |
| Vee | pull-down power source |  | Apply voltage supplied to pull-down resistors of ports P0 to P1,P5, P6. |
| P0o/FLD16 to P07/FLD23 | Output port P0 | Output | This is an 8-bit CMOS output port and high-breakdown-voltage P channel open-drain output structure. A pull-down resistor is built in between port P0 and Vee pin. At reset, this port is set to Vee level. P0 function as FLD controller output pins as selected by software. |
| $\begin{aligned} & \text { P1o/FLD24 to } \\ & \text { P17/FLD31 } \end{aligned}$ | Output port P1 | Output | This is an 8-bit output port equivalent to P 0 . Pins in this port also function as FLD controller output pins as selected by software. |
| $\begin{aligned} & \text { P20/FLD32 to } \\ & \text { P27/FLD39 } \end{aligned}$ | Output port P2 | Output | This is an 8-bit output port equivalent to PO. A pull-down resistor is not built in between P2 and Vee pin. Pins in this port also function as FLD controller output pins as selected by software. |
| P30/FLD40 to P37/FLD47 | I/O port P3 | Input/output | This is an 8-bit I/O port. A pull-down resistor is not built in between P3 and Vee pin. It has an input/output port direction register that allows the user to set each pin for input or output. This is low-voltage input level, and high-breakdown-voltage P-channel open-drain output structure. Pins in this port also function as FLD controller output pins as selected by software. |
| $\begin{aligned} & \text { P40/FLD48 to } \\ & \text { P47/FLD56 } \end{aligned}$ | I/O port P4 | Input/output | This is an 8-bit I/O port equivalent to P3. This is low-voltage input level. P 40 to P 43 is high-breakdown-voltage P -channel open-drain output structure, P 44 to P 47 is CMOS output. A pull-down resistor is not built in between P4(P40 to P43) and Vee pin. Pins in this port also function as FLD controller output pins as selected by software. P44 to P47 also function as UARTO I/O pins as selected by software. When set for input, the user can specify in units of four bits by software whether or not they are tied to a pull-up resistor. |
| P50/FLD8 to P57/FLD15 | Output port P5 | Output | This is an 8-bit output port equivalent to P 0 . Pins in this port also function as FLD controller output pins as selected by software. |
| P6o/FLDo to P67/FLD7 | Output port P6 | Output | This is an 8-bit output port equivalent to P0. Pins in this port also function as FLD controller output pins as selected by software. |

## Pin Description

| Pin name | Signal name | I/O type | Function |
| :--- | :--- | :--- | :--- |
| P70 to P77 | I/O port P7 | Input/output | This is an 8-bit I/O port equivalent to P3. This is CMOS input/output. <br> When set for input, the user can specify in units of four bits by software <br> whether or not they are tied to a pull-up resistor. P70 to P72 function as <br> TimerB0 to B2 input pins as selected by software. P73 function as <br> TimerA0 I/O pin as selected by software. P74 to P77 function as <br> TimerA1 to A4 I/O pins, and UART1 I/O pins as selected by software. |
| P80 to P87 | I/O port P8 | Input/output | This is an 8-bit I/O port equivalent to P7. When set for input, the user <br> can specify in units of four bits by software whether or not they are tied <br> to a pull-up resistor. P80 to P85 function as external interrupt input pins <br> as selected by software. P86, P87 function as sub-clock input pin as <br> selected by software. In this case, connect a quarts oscillator between <br> P86(Xout pin) and P87(XcIn pin) |
| P9o to P97 | I/O port P9 | Input/output | This is an 8-bit I/O port equivalent to P7. When set for input, the user <br> can specify in units of four bits by software whether or not they are tied <br> to a pull-up resistor. P97 function as D-A converter output pins, clock <br> output pins (same frequency of XIN/8, XIN/32 or XcIN) and DIM signal <br> output pin of FLD controller as selected by software. P96 function as D- <br> A converter output pins and clock I/O pin of serial I/O with automatic <br> transfer as selected by software. P9o to P95 function as I/O pin of serial <br> I/O with automatic transfer as selected by software. |
| P100 to P107 | I/O port P10 | Input/output | This is an 8-bit I/O port equivalent to P7. When set for input, the user <br> can specify in units of four bits by software whether or not they are tied <br> to a pull-up resistor. Pins in this port also function as A-D converter <br> input pins as selected by software. |

Note 1: Supply 4.0 V to 5.5 V to the VCC pin in flash memory version.

## Operation of Functional Blocks

The M30218 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, FLD controller, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, and I/O ports.
The following explains each unit.

## Memory

Figure 5 is a memory map of the M30218 group. The address space extends the 1 M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30218MC-AXXXFP, there is 128 K bytes of internal ROM from E000016 to FFFFF16. The vector table for fixed interrupts such as the reset are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.
From 0040016 up is RAM. For example, in the M30218MC-AXXXFP, there is 12 K bytes of internal RAM from 0040016 to 033FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated. (From 0040016 to 004FF16 is RAM for SIO2. From 0050016 to 005DF16 is RAM for FLD.)
The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.
The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.


Figure 5. Memory map


Figure 6. Location of peripheral unit control registers (1)

| 038016 | Count start flag (TABSR) |
| :---: | :---: |
| 038116 | Clock prescaler reset flag (CPSRF) |
| 038216 | One-shot start flag (ONSF) |
| 038316 | Trigger select register (TRGSR) |
| 038416 | Up-down flag (UDF) |
| 038516 |  |
| 038616 038716 | Timer A0 (TA0) |
| $\begin{aligned} & 038816 \\ & 038916 \end{aligned}$ | Timer A1 (TA1) |
| $038 \mathrm{~A}_{16}$ 038 B 16 | Timer A2 (TA2) |
| 038 C 16 038D16 | Timer A3 (TA3) |
| 038E16 $038 \mathrm{~F}_{16}$ | Timer A4 (TA4) |
| 039016 03916 | Timer B0 (TB0) |
| 039216 039316 | Timer B1 (TB1) |
| 039416 |  |
| 039516 | Timer B2 (TB2) |
| 039616 | Timer A0 mode register (TA0MR) |
| 039716 | Timer A1 mode register (TA1MR) |
| 039816 | Timer A2 mode register (TA2MR) |
| 039916 | Timer A3 mode register (TA3MR) |
| 039A16 | Timer A4 mode register (TA4MR) |
| 039B16 | Timer B0 mode register (TB0MR) |
| 039C16 | Timer B1 mode register (TB1MR) |
| 039D16 | Timer B2 mode register (TB2MR) |
| 039E16 |  |
| 039F16 |  |
| 03A016 | UART0 transmit/receive mode register (U0MR) |
| 03A116 | UART0 bit rate generator (U0BRG) |
| 03A216 | UART0 transmit buffer register (U0TB) |
| 03A416 | UART0 transmit/receive control register 0 (U0C0) |
| 03A516 | UART0 transmit/receive control register 1 (U0C1) |
| $03 A 616$ $03 A 716$ | UART0 receive buffer register (U0RB) |
| 03 A816 | UART1 transmit/receive mode register (U1MR) |
| 03A916 | UART1 bit rate generator (U1BRG) |
| 03AA16 03AB16 | UART1 transmit buffer register (U1TB) |
| $03 \mathrm{AC}_{16}$ | UART1 transmit/receive control register 0 (U1C0) |
| 03AD16 | UART1 transmit/receive control register 1 (U1C1) |
| $\begin{aligned} & \text { 03AE16 } \\ & \text { O3AF16 } \end{aligned}$ | UART1 receive buffer register (U1RB) |
| 03B016 | UART transmit/receive control register 2 (UCON) |
| 03B116 |  |
| 03B216 |  |
| 03B316 |  |
| 03B416 | Flash memory control register 0 (FCON0) (Note) |
| 03B516 | Flash memory control register 1 (FCON1) (Note) |
| 03B616 | Flash command register (FCMD) (Note) |
| 03B716 |  |
| 03B816 | DMA0 request cause select register (DM0SL) |
| 03B916 |  |
| 03BA16 | DMA1 request cause select register (DM1SL) |
| 03BB16 |  |
| 03 BC 16 03 BD 16 | CRC data register (CRCD) |
| 03BE16 | CRC input register (CRCIN) |
| 03BF16 |  |

Note: This register is only exist in flash memory version.

| $\begin{aligned} & 03 \mathrm{C} 016 \\ & 03 \mathrm{C} 1_{16} \end{aligned}$ | A-D register 0 (ADO) |
| :---: | :---: |
| 03C216 | A-D register 1 (AD1) |
| ${ }^{03 C 416}$ | A-D register 2 (AD2) |
| 03C616 | A-D register 3 (AD3) |
| 03 C 816 $03 \mathrm{C} 1_{16}$ | A-D register 4 (AD4) |
| 03CA16 | A-D register 5 (AD5) |
| ${ }_{0}^{03 C C 16}$ | A-D register 6 (AD6) |
| $\begin{aligned} & 0_{03 C E 16} \\ & 0^{03 C F}{ }_{16} \end{aligned}$ | A-D register 7 (AD7) |
| 03D016 |  |
| 03D116 |  |
| 03D216 |  |
| 03D316 |  |
| 03D416 | A-D control register 2 (ADCON2) |
| 03D516 |  |
| 03D616 | A-D control register 0 (ADCON0) |
| 03D716 | A-D control register 1 (ADCON1) |
| 03D816 | D-A register 0 (DA0) |
| 03D916 |  |
| 03DA ${ }_{16}$ | D-A register 1 (DA1) |
| 03DB16 |  |
| 03DC16 | D-A control register (DACON) |
| 03DD16 |  |
| 03DE16 |  |
| 03DF16 |  |
| 03E016 | Port P0 (P0) |
| 03E116 | Port P1 (P1) |
| 03E216 |  |
| 03E316 |  |
| 03E416 | Port P2 (P2) |
| 03E516 | Port P3 (P3) |
| 03E616 |  |
| 03E716 | Port P3 direction register (PD3) |
| 03E816 | Port P4 (P4) |
| 03E916 | Port P5 (P5) |
| 03EA 16 | Port P4 direction register (PD4) |
| 03EB16 |  |
| 03EC 16 | Port P6 (P6) |
| 03ED16 | Port P7 (P7) |
| 03EE16 |  |
| 03EF 16 | Port P7 direction register (PD7) |
| 03F016 | Port P8 (P8) |
| 03F116 | Port P9 (P9) |
| 03F216 | Port P8 direction register (PD8) |
| 03F316 | Port P9 direction register (PD9) |
| 03F416 | Port P10 (P10) |
| $03 F 516$ |  |
| 03F616 | Port P10 direction register (PD10) |
| 03F716 |  |
| 03F816 |  |
| 03F916 |  |
| 03FA ${ }_{16}$ |  |
| 03FB16 |  |
| 03FC6 ${ }_{16}$ |  |
| 03FD16 | Pull-up control register 0 (PUR0) |
| 03FE16 | Pull-up control register 1 (PUR1) |
| 03FF16 |  |

Figure 7. Location of peripheral unit control registers (2

## Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 8. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.


Note: These reqisters consist of two register banks.

Figure 8. Central processing unit register

## (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.
Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H, R1H), and low-order bits as (R0L, R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0, R3R1).

## (2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

## (3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for $F B$ relative addressing.

## (4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.
(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

## (6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag).
This flag is located at the position of bit 7 in the flag register (FLG).

## (7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

## (8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure CA-2 shows the flag register (FLG). The following explains the function of each flag:

## - Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

## - Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.
When this flag is " 1 ", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

- Bit 2: Zero flag (Z flag)

This flag is set to " 1 " when an arithmetic operation resulted in 0 ; otherwise, cleared to " 0 ".

## - Bit 3: Sign flag (S flag)

This flag is set to " 1 " when an arithmetic operation resulted in a negative value; otherwise, cleared to " 0 ".

## - Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0" ; register bank 1 is selected when this flag is " 1 ".

- Bit 5: Overflow flag (O flag)

This flag is set to " 1 " when an arithmetic operation resulted in overflow; otherwise, cleared to " 0 ".

## - Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.
An interrupt is disabled when this flag is " 0 ", and is enabled when this flag is " 1 ". This flag is cleared to " 0 " when the interrupt is acknowledged.

## - Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is " 0 " ; user stack pointer (USP) is selected when this flag is " 1 ".
This flag is cleared to " 0 " when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

- Bits 8 to 11: Reserved area
- Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

## - Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.


Figure 9. Flag register (FLG)

## Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" ( 0.2 Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.
Figure 10 shows the example reset circuit. Figure 11 shows the reset sequence.


Figure 10. Example reset circuit


Figure 11. Reset sequence

|  | Processor mode register 0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Processor mode register 1 |  |  |  |  |  |  |  |
|  | System clock control register 0 | （000616）．．． | 10 | 011 | 10 | 00 | 0 | ， |
|  | System clock control register 1 | $\begin{aligned} & (000716) \cdots \begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline 0 & 0 & 1 & 0 & 0 & 0 \end{array} 0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |
|  | Address match interrupt enable register | （000916）‥入入入入入入0｜0 |  |  |  |  |  |  |
|  | Protect register | （000A16）$\cdots \triangle \triangle \nmid 入 入 0000$ |  |  |  |  |  |  |
|  | Watchdog timer control register | （000F16）$\cdots 0$ | 00 | ？？ | ？？ | ？？ | ？ | ？ |
| （8）Address match interrupt register 0 |  | （001016）$\cdots \bigcirc 0016$ |  |  |  |  |  |  |
|  |  | （001116）$\cdots \square 0016$ |  |  |  |  |  |  |
|  |  | （001216）$\cdots \triangle \triangle \triangle \triangle 00000$ |  |  |  |  |  | 0 |
| （9）Address match interrupt register 1 |  | （001416）$\cdots \bigcirc 0016$ |  |  |  |  |  |  |
|  |  | （001516）$\cdots \square 0016$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | 0 |
|  | DMA0 control register | （002C16）${ }^{0} 0$ | 00 | $0{ }^{1} 0$ | 0 ？ | ， | 0 | 0 |
|  | ）DMA1 control register | $(003 \mathrm{C} 16) \cdots \begin{array}{\|l\|l\|l\|l\|l\|l\|l\|l} \hline 0 & 0 & 0 & 0 & 0 & ? & 0 & 0 \\ \hline \end{array}$ |  |  |  |  |  |  |
|  | ）INT3 interrupt control register | （004416）$\cdots \triangle$$X X 0$ 0 $?$ 0 0 0 |  |  |  |  |  |  |
|  | ）INT4 interrupt control register | （004816）$\cdots \triangle \triangle \|$ |  |  |  |  |  |  |
|  | ）INT5 interrupt control register | （004916）$\cdots \triangle$ |  |  |  |  |  |  |
|  | ）DMA0 interrupt control register |  |  |  |  |  |  |  |
|  | ）DMA1 interrupt control register | $\left(004 \mathrm{C}_{16}\right) \cdots \triangle \triangle \triangle \triangle ?$ |  |  |  |  |  |  |
|  | A－D conversion interrupt control register | （004E16）$\cdots \triangle \|$\begin{tabular}{\|c|c|c|c|}
\hline
\end{tabular} |  |  |  |  |  |  |
|  | ）SI／O automatic transfer interrupt control register |  |  |  |  |  |  |  |
|  | ）FLD interrupt control register |  |  |  |  |  |  |  |
|  | UART0 transmit interrupt control register | （005116）．．．$\triangle$ | 1＊ | 入？ | ？ 0 | 0 | ， | 0 |
|  | ）UART0 receive interrupt control register |  |  |  |  |  |  |  |
|  | UART1 transmit interrupt control register | （005316）$\cdots \triangle \nmid 入$ ？ $0 \times 1000$ |  |  |  |  |  |  |
|  | UART1 receive interrupt control register | （005416）．．． | － | 入？ | ？ 0 | 0 | 0 | 0 |

（24）Timer A0 interrupt control register
（25）Timer A1 interrupt control register
（26）Timer A2 interrupt control register
（27）Timer A3 interrupt control register
（28）Timer A4 interrupt control register
（29）Timer B0 interrupt control register
（30）Timer B1 interrupt control register
（31）Timer B2 interrupt control register
（32）INT0 interrupt control register
（33）INT1 interrupt control register
（34）INT2 interrupt control register
（35）Serial I／O 2 control register 1
（36）Serial I／O 2 control register 2
（37）Serial I／O 2 control register 3
（38）FLDC mode register
（39）FLD output control register
（40）Tdisp time set register
（41）Toff1 time set register
（42）Toff2 time set register
（43）P2 FLD／port switch register
（44）P3 FLD／port switch register
（45）P4 FLD／port switch register
（46）P5 digit output set register
（47）P6 digit output set register


The content of other registers and RAM is undefined when the microcomputer is reset． The initial values must therefore be set．
$x$ ：Nothing is mapped to this bit
？：Undefined

Figure 12．Device＇s internal status after a reset is cleared
48) Count start flag
49) Clock prescaler reset flag
(50) One-shot start flag
(51) Trigger select flag
(52) Up-down flag
(53) Timer A0 mode register
(54) Timer A1 mode register
(55) Timer A2 mode register
(56) Timer A3 mode register
(57) Timer A4 mode register
(58) Timer B0 mode register
(59) Timer B1 mode register
(60)Timer B2 mode register
(61) UART0 transmit/receive mode register
(62) UART0 transmit/receive control register 0
(63) UARTO transmit/receive control register 1
(64)UART1 transmit/receive mode register
(65) UART1 transmit/receive control register 0
(66) UART1 transmit/receive control register 1
(67)UART transmit/receive control register 2
68) Flash memory control register 0 (Note)
(69) Flash memory control register 1 (Note)
(70) Flash command register (Note)
(71)DMA0 cause select register
(72)DMA1 cause select register
(73)A-D control register 2
74) A-D control register 0
75) A-D control register 1
76) D-A control registe

77) Port P3 direction register
78) Port P4 direction register
79) Port P7 direction register
(80) Port P8 direction register
81) Port P9 direction register
(82) Port P10 direction registe
83) Pull-up control register 0
84) Pull-up control register
85) Data registers (R0/R1/R2/R3)
86) Address registers (AO/A1)
87) Frame base register (FB)
(88) Interrupt table register (INTB
89) User stack pointer (USP)
(90) Interrupt stack pointer (ISP)
91) Static base register (SB
92) Flag register (FLG)


The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.
$x$ : Nothing is mapped to this bit
?: Undefined
Note: This register is only exist in flash memory version.

Figure 13. Device's internal status after a reset is cleared

## Software Reset

Writing " 1 " to bit 3 of the processor mode register 0 (address 000416) applies a (software reset) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.
Figure 14 shows the processor mode register 0 and 1.

Processor mode register 0 (Note)


Note: Set bit 1 of the protect register (address 000A16) to " 1 " when writing new values to this register.

Processor mode register 1 (Note)


Note: Set bit 1 of the protect register (address 000A16) to " 1 " when writing new values to this register.

Figure 14. Processor mode register 0 and 1

## Clock Generating Circuit

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

Table 2. Main clock and sub clock generating circuits

|  | Main clock generating circuit | Sub clock generating circuit |
| :--- | :--- | :--- |
| Use of clock | $\bullet$ CPU's operating clock source <br> $\bullet$ Internal peripheral units' <br> operating clock source | • CPU's operating clock source <br> $\bullet$ Timer A/B's count clock <br> source |
| Usable oscillator | Ceramic or crystal oscillator | Crystal oscillator |
| Pins to connect oscillator | XIN, XouT | XcIN, Xcout |
| Oscillation stop/restart function | Available | Available |
| Oscillator status immediately after reset | Oscillating | Stopped |
| Other | Externally derived clock can be input |  |

## Example of oscillator circuit

Figure 15 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 16 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 15 and 16 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XIN and Xout following the instruction.

Figure 15. Examples of main clock


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscilator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XCIN and XCOUT following the instruction.

Figure 16. Examples of sub clock

## Clock Control

Figure 17 shows the block diagram of the clock generating circuit.


Figure 17. Clock generating circuit

The following paragraphs describes the clocks generated by the clock generating circuit.

## (1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-Xout drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

## (2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.
After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to " 1 " when shifting to stop mode and at a reset.

## (3) BCLK

The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by $1,2,4,8$, or 16 . The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 000416) in the memory expansion and the microprocessor modes.
The main clock division select bit 0 (bit 6 at address 000616) changes to " 1 " when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

## (4) Peripheral function $\operatorname{clock}(f 1, f 8, f 32, f A D, f 1 S I O 2, f 8 S I O 2)$

The clock for the peripheral devices is derived from the main clock or by dividing it by 1,8 , or 32 . The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to " 1 " and then executing a WAIT instruction.

## (5) fC32

This clock is derived by dividing the sub-clock by 32. It is used for the timer $A$ and timer $B$ counts.

## (6) fc

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.

Figure 18 shows the system clock control registers 0 and 1.

## System clock control register 0 (Note 1)



Note 1: Set bit 0 of the protect register (address 000A16) to " 1 " before writing to this register.
Note 2: Changes to " 1 " when shiffing to stop mode and at a reset.
Note 3: When entering power saving mode, main clock stops using this bit. When returning from stop mode and operating with XIN, set this bit to " 0 ". When main clock oscillation is operating by itself, set system clock select bit (CM07) to " 1 " before setting this bit to " 1 ".
Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
Note 5: If this bit is set to " 1 ", Xout turns " H ". The built-in feedback resistor remains being connected, so XIN turns pulled up to Xоut ("H") via the feedback resistor.
Note 6: Set port Xc select bit (CM04) to " 1 " and stabilize the sub-clock oscillating before setting to this bit from " 0 " to " 1 ". Do not write to both bits at the same time. And also, set the main clock stop bit (CM05) to " 0 " and stabilize the main clock oscillating before setting this bit from " 1 " to " 0 ".
Note 7: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 8: fc32 is not included.
System clock control register 1 (Note 1)


| Symbol | Address | When reset |
| :--- | :--- | :--- |
| CM1 | 000716 | 2016 |



Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register.
Note 2: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 3: Can be selected when bit 6 of the system clock control register 0 (address 000616 ) is " 0 ". If " 1 ", division mode is fixed at 8.
Note 4: If this bit is set to "1", XOUT turns " H ", and the built-in feedback resistor is cut off. XCIN and XCOUT turn highimpedance state.

Figure 18. Clock control registers 0 and 1

## Clock Output

The clock output function select bit (bit 0,1 at address 000616) allows you to choose the clock from f8, f32, or $f_{c}$ to be output from the P97/DAo/CLKout/DIMout pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616 ) is set to " 1 ", the output of $f 8$ and $f 32$ stop by executing of WAIT instruction.

## Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2 V .

Because the oscillation of BCLK, f 1 to $\mathrm{f} 32, \mathrm{fc}$, fc 32 , and fAD stops in stop mode, peripheral functions such as the fluorescent display function, serial I/O 2, A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTO and UART2 functions provided an external clock is selected. Table 3 shows the status of the ports in stop mode.
Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed. When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616 ) is set to " 1 ". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Table 3. Port status during stop mode

| Pin |  | States |
| :--- | :--- | :--- |
| Port | When fc selected | "H" |
| CLKout | When f8, f32 selected | Retains status before stop mode |
|  |  |  |

## Wait Mode

When a WAIT instruction is executed, BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 4 shows the status of the ports in wait mode.
Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.
Table 4. Port status during wait mode

| Pin |  | States |
| :--- | :--- | :--- |
| Port | When fc selected | Retains status before wait mode |
|  | When f8, f32 selected | Does not stop when the WAIT <br> peripheral function clock stop bit is <br> "0". (Note) <br> When the WAIT peripheral function clock <br> stop bit is "1", the status immediately prior <br> to entering wait mode is maintained. |

Note: Attention that reducing the power dissipation is impossible.

## Status Transition Of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table WA-4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1 .
When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 000616 ) changes to " 1 " when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

## (1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

## (2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

## (3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably.

## (4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

## (5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

## (6) Low-speed mode

fc is used as the BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the subclock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

## (7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

Table 5. Operating modes dictated by settings of system clock control registers $\mathbf{0}$ and $\mathbf{1}$

| CM17 | CM16 | CM07 | CM06 | CM05 | CM04 | Operating mode of BCLK |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | Invalid | Division by 2 mode |
| 1 | 0 | 0 | 0 | 0 | Invalid | Division by 4 mode |
| Invalid | Invalid | 0 | 1 | 0 | Invalid | Division by 8 mode |
| 1 | 1 | 0 | 0 | 0 | Invalid | Division by 16 mode |
| 0 | 0 | 0 | 0 | 0 | Invalid | No-division mode |
| Invalid | Invalid | 1 | Invalid | 0 | 1 | Low-speed mode |
| Invalid | Invalid | 1 | Invalid | 1 | 1 | Low power dissipation mode |

## Power Control

The following is a description of the three available power control modes:

## Modes

Power control is available in three modes.

## (a) Normal operation mode

## - High-speed mode

Divide-by- 1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

## - Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

## - Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

## - Low power consumption mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.

## (b) Wait mode

The CPU operation is stopped. The oscillators do not stop.
(c) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 19 shows the state transition diagram of the above modes.

## Transition of stop mode, wait mode



## Transition of normal mode



Note 1: Switch clock after oscillation of main clock is sufficiently stable.
Note 2: Switch clock after oscillation of sub clock is sufficiently stable.
Note 3: Change CM06 after changing CM17 and CM16.
Note 4: Transit in accordance with arrow.

Figure 19. State transition diagram of Power control mode

## Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 20 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), and system clock control register 1 (address 000716) can only be changed when the respective bit in the protect register is set to " 1 ".
The system clock control registers 0 and 1 write-enable bit (bit 0 at address 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at address 000A16) do not automatically return to " 0 " after a value has been written to an address. The program must therefore be written to return these bits to " 0 ".

## Protect register



Figure 20. Protect register

## Overview of Interrupt

## Type of Interrupts

Figure 21 shows the types of interrupts.


Note: Peripheral I/O interrupts are generated by the peripheral functions built into the microcomputer system.

Figure 21. Classification of interrupts

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level.


## Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

## - Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

## - Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:
ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

- BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

## - INT interrupt

An INT interrupt occurs when specifying one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/ O interrupt does.
The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.
So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag ( U flag) when it accepts an interrupt request. If change the U flag to " 0 " and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the $U$ flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

## Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

## (1) Special interrupts

Special interrupts are non-maskable interrupts.

- Reset

Reset occurs if an " $L$ " is input to the RESET pin.

- DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

## - Watchdog timer interrupt

Generated by the watchdog timer.

- Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

## - Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to " 1 ". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

## (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

- DMA0 interrupt, DMA1 interrupt

These are interrupts that DMA generates.

## - A-D conversion interrupt

This is an interrupt that the A-D converter generates.

## - UART0 and UART1 transmission interrupt

These are interrupts that the serial I/O transmission generates.

- UART0 and UART1 reception interrupt

These are interrupts that the serial I/O reception generates.

- SI/O automatic transfer interrupt

This is an interrupt that the $\mathrm{SI} / \mathrm{O}$ automatic transfer generates.

## - Timer A0 interrupt through timer A4 interrupt

These are interrupts that timer A generates

- Timer B0 interrupt through timer B2 interrupt

These are interrupts that timer B generates.

- INTO interrupt through INT5 interrupt

An INT interrupt occurs if either a rising edge or a falling edge is input to the $\overline{\mathrm{INT}}$ pin.

## Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 22 shows the format for specifying the address.
Two types of interrupt vector tables are available - fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.

| MSB |  |  |
| :---: | :---: | :---: |
| Vector address + 0 | Low address |  |
| Vector address + 1 | Mid address |  |
| Vector address + 2 | 0000 | High address |
| Vector address + 3 | 0000 | 0000 |

Figure 22. Format for specifying interrupt vector addresses

## - Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 6 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 6. Interrupts assigned to the fixed vector tables and addresses of vector tables

| Interrupt source | Vector table addresses <br> Address (L) to address (H) | Remarks |
| :--- | :---: | :--- |
| Undefined instruction | FFFDC16 to FFFDF16 | Interrupt on UND instruction |
| Overflow | FFFE016 to FFFE316 | Interrupt on INTO instruction |
| BRK instruction | FFFE416 to FFFE716 | If the vector contains FF16, program execution starts from <br> the address shown by the vector in the variable vector table |
| Address match | FFFE816 to FFFEB16 | There is an address-matching interrupt enable bit |
| Single step (Note) | FFFEC16 to FFFEF16 | Do not use |
| Watchdog timer | FFFF016 to FFFF316 |  |
| DBC (Note) | FFFF416 to FFFF716 | Do not use |
| - | FFFF816 to FFFFB16 | - |
| Reset | FFFFC16 to FFFFF16 |  |

Note: Interrupts used for debugging purposes only.

## - Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 7 shows the interrupts assigned to the variable vector tables and addresses of vector tables.
Table 7. Interrupts assigned to the variable vector tables and addresses of vector tables

| Software interrupt number | Vector table address <br> Address (L) to address (H) | Interrupt source | Remarks |
| :---: | :---: | :---: | :---: |
| Software interrupt number 0 | +0 to +3 (Note) | BRK instruction | Cannot be masked I flag |
| - |  | - |  |
| Software interrupt number 7 | +28 to +31 (Note) | INT3 |  |
| Software interrupt number 8 | +32 to +35 (Note) | INT4 |  |
| Software interrupt number 9 | +36 to +39 (Note) | INT5 |  |
| - |  | - |  |
| Software interrupt number 11 | +44 to +47 (Note) | DMAO |  |
| Software interrupt number 12 | +48 to +51 (Note) | DMA1 |  |
| - |  | - |  |
| Software interrupt number 14 | +56 to +59 (Note) | A-D |  |
| Software interrupt number 15 | +60 to +63 (Note) | SI/O automatic transfer |  |
| Software interrupt number 16 | +64 to +67 (Note) | FLD |  |
| Software interrupt number 17 | +68 to +71 (Note) | UART0 transmit |  |
| Software interrupt number 18 | +72 to +75 (Note) | UART0 receive |  |
| Software interrupt number 19 | +76 to +79 (Note) | UART1 transmit |  |
| Software interrupt number 20 | +80 to +83 (Note) | UART1 receive |  |
| Software interrupt number 21 | +84 to +87 (Note) | Timer A0 |  |
| Software interrupt number 22 | +88 to +91 (Note) | Timer A1 |  |
| Software interrupt number 23 | +92 to +95 (Note) | Timer A2 |  |
| Software interrupt number 24 | +96 to +99 (Note) | Timer A3 |  |
| Software interrupt number 25 | +100 to +103 (Note) | Timer A4 |  |
| Software interrupt number 26 | +104 to +107 (Note) | Timer B0 |  |
| Software interrupt number 27 | +108 to +111 (Note) | Timer B1 |  |
| Software interrupt number 28 | +112 to +115 (Note) | Timer B2 |  |
| Software interrupt number 29 | +116 to +119 (Note) | $\overline{\text { INTO }}$ |  |
| Software interrupt number 30 | +120 to +123 (Note) | INT1 |  |
| Software interrupt number 31 | +124 to +127 (Note) | INT2 |  |
| Software interrupt number 32 to <br> Software interrupt number 63 | $\begin{gathered} +128 \text { to }+131 \text { (Note) } \\ \text { to } \\ +252 \text { to }+255 \text { (Note) } \end{gathered}$ | Software interrupt | Cannot be masked I flag |

Note : Address relative to address in interrupt table register (INTB).

## Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.
Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).
Figure 23 shows the memory map of the interrupt control registers.

Interrupt control register(Note2)


Note 1: This bit can only be accessed for reset $(=0)$, but cannot be accessed for set (=1).
Note 2: To rewrite the interrupt control register, do so at a point that dose not generate the interrupt request for that register. For details, see the precautions for interrupts.


Note1 : This bit can only be accessed for reset ( $=0$ ), but cannot be accessed for set (=1).
Note 2: To rewrite the interrupt control register, do so at a point that dose not generate the interrupt request for that register. For details, see the precautions for interrupts.

Figure 23. Interrupt control registers

## Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to " 1 " enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

## Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to " 0 " by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

## Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.
Table 8 shows the settings of interrupt priority levels and Table 9 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag (I flag) = 1
- interrupt request bit =1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 8. Settings of interrupt priority levels

| Interrupt priority level select bit | Interrupt priority level | Priority order |
| :---: | :---: | :---: |
| $\begin{array}{ccc} \hline \text { b2 } & \text { b1 } & \text { b0 } \\ 0 & 0 & 0 \end{array}$ | Level 0 (interrupt disabled) |  |
| $0 \quad 0 \quad 1$ | Level 1 | Low |
| 010 | Level 2 |  |
| 011 | Level 3 |  |
| 100 | Level 4 |  |
| 101 | Level 5 | ${\underset{H i g h}{ }}^{1}$ |
| 110 | Level 6 |  |
| 111 | Level 7 |  |

Table 9. Interrupt levels enabled according to the contents of the IPL

| IPL | Enabled interrupt priority levels |
| :---: | :---: |
| IPL2 IPL1 IPLo |  |
| 000 | Interrupt levels 1 and above are enabled |
| $0 \quad 0 \quad 1$ | Interrupt levels 2 and above are enabled |
| 010 | Interrupt levels 3 and above are enabled |
| 011 | Interrupt levels 4 and above are enabled |
| 100 | Interrupt levels 5 and above are enabled |
| 101 | Interrupt levels 6 and above are enabled |
| 110 | Interrupt levels 7 and above are enabled |
| 111 | All maskable interrupts are disabled |

## Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

## Example 1:

## INT_SWITCH1:

FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
NOP
NOP
FSET I ; Enable interrupts.

## Example 2:

INT_SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, R0 ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

INT_SWITCH3:
PUSHC FLG
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET

## Interrupt Sequence

An interrupt sequence - what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed - is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.
In the interrupt sequence, the processor carries out the following in sequence given:
(1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016.
(2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
(3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to " 0 " (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
(4) Saves the content of the temporary register (Note) within the CPU in the stack area.
(5) Saves the content of the program counter (PC) in the stack area.
(6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.
Note: This register cannot be utilized by the user.

## Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 24 shows the interrupt response time.


Figure 24. Interrupt response time

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction.

Time (b) is as shown in Table 10.

Table 10. Time required for executing the interrupt sequence

| Interrupt vector address | Stack pointer (SP) value | 16 -Bit bust | 8 -Bit bus |
| :---: | :---: | :---: | :---: |
| Even | Even | 18 cycles (Note 1) | 20 cycles (Note 1) |
| Even | Odd | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Even | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Odd | 20 cycles (Note 1) | 20 cycles (Note 1) |

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.
Note 2: Locate an interrupt vector address in an even address, if possible.


Figure 25. Time required for executing the interrupt sequence

## Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 11 shows set in the IPL.

Table 11. Relationship between interrupts without interrupt priority levels and IPL

| Interrupt sources without priority levels | Value set in the IPL |
| :--- | :---: |
| Watchdog timer | 7 |
| Reset | 0 |
| Other | Not changed |

## Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.
First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 26 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.
Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).


Stack status before interrupt request is acknowledged


Stack status after interrupt request is acknowledged

Figure 26. State of stack before and after acceptance of interrupt request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or oDD- If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 27 shows the operation of the saving registers.
Note: Stack pointer indicated by U flag.

(2) Stack pointer (SP) contains odd number


Note: [SP] denotes the initial value of the stack pointer (SP) when interrupt request is acknowledged. After registers are saved, the SP content is [SP] minus 4.

Figure 27. Operation of saving registers

## Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.
Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

## Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.
Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.
Figure 28 shows the priorities of hardware interrupts.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.
Reset > DBC > Watchdog timer > Peripheral I/O > Single step > Address match

Figure 28. Hardware interrupts priorities

## Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 29 shows the circuit that judges the interrupt priority level.


Figure 29. Maskable interrupts priorities

## Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed.
Figure 30 shows the address match interrupt-related registers.


Figure 30. Address match interrupt-related registers

## Precautions for Interrupts

(1) Reading address 0000016

- When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 0000016 will then be set to " 0 ".
Reading address 0000016 by software sets enabled highest priority interrupt source request bit to " 0 ".
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 0000016 by software.


## (2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.


## (3) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INT0 through INT5 regardless of the CPU operation clock.
- When the polarity of the $\overline{\mathrm{INT}}$ through $\overline{\mathrm{INT} 5}$ pins is changed, the interrupt request bit is sometimes set to " 1 ". After changing the polarity, set the interrupt request bit to " 0 ". Figure 31 shows the procedure for changing the $\overline{\mathrm{INT}}$ interrupt generate factor.


Figure 31. Switching condition of $\overline{\text { INT }}$ interrupt request

## (5) Rewrite the interrupt control register

- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:


## Example 1:



FCLR | ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
NOP
NOP
FSET I ; Enable interrupts.

## Example 2:

INT_SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

INT_SWITCH3:

| PUSHC | FLG | ; |
| :--- | :--- | :--- |
| FCLR | I | ; isable interrupts. |
| AND.B | \#00h, $0055 h$ | ; Clear TAOIC int. priority level and int. request bit. |
| POPC | FLG | ; Enable interrupts. |

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET


## Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15 -bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When Xin is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the prescaler.

## With XIN chosen for BCLK

Watchdog timer period =
prescaler dividing ratio (16 or 128) X watchdog timer count (32768)
BCLK

With Xcin chosen for BCLK
Watchdog timer period $=\quad$ prescaler dividing ratio (2) $X$ watchdog timer count (32768)
BCLK

For example, suppose that BCLK runs at 10 MHz and that 16 has been chosen for the dividing ratio of the prescaler, then the watchdog timer's period becomes approximately 52.4 ms .

The watchdog timer is initialized by writing to the watchdog timer start register (address 000 E 16 ) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).
Figure 32 shows the block diagram of the watchdog timer. Figure 33 shows the watchdog timer-related registers.


Figure 32. Block diagram of watchdog timer

Watchdog timer control register


Watchdog timer start register


Figure 33. Watchdog timer control and start registers

## DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 34 shows the block diagram of the DMAC. Table 12 shows the DMAC specifications. Figure 35 to Figure 36 show the registers used by the DMAC.


Figure 34. Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (l flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.
If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.

Table 12. DMAC specifications

| Item | Specification |
| :---: | :---: |
| No. of channels | 2 (cycle steal method) |
| Transfer memory space | - From any address in the 1M bytes space to a fixed address <br> - From a fixed address to any address in the 1M bytes space <br> - From a fixed address to a fixed address <br> (Note that DMA-related registers [002016 to 003F16] cannot be accessed) |
| Maximum No. of bytes transferred | 128 K bytes (with 16 -bit transfers) or 64 K bytes (with 8 -bit transfers) |
| DMA request factors (Note) | Falling edge of INTO or $\overline{\mathrm{NT} 1}$ (INT0 can be selected by DMA0, $\overline{\mathrm{NT} 1}$ by DMA1) <br> Timer A0 to timer A4 interrupt requests <br> Timer B0 to timer B2 interrupt requests <br> UART0 transmission and reception interrupt requests <br> UART1 transmission and reception interrupt requests <br> A-D conversion interrupt requests <br> Software triggers |
| Channel priority | DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously |
| Transfer unit | 8 bits or 16 bits |
| Transfer address direction | forward or fixed (forward direction cannot be specified for both source and destination simultaneously) |
| Transfer mode | - Single transfer mode <br> After the transfer counter underflows, the DMA enable bit turns to " 0 ", and the DMAC turns inactive <br> - Repeat transfer mode After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. <br> The DMAC remains active unless a "0" is written to the DMA enable bit. |
| DMA interrupt request generation timing | When an underflow occurs in the transfer counter |
| Active | When the DMA enable bit is set to " 1 ", the DMAC is active. When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs. |
| Inactive | - When the DMA enable bit is set to " 0 ", the DMAC is inactive. <br> - After the transfer counter underflows in single transfer mode |
| Forward address pointer and load timing for transfer counter | At the time of starting data transfer immediately after turning the DMAC active, re the value of one of source pointer and destination pointer - the one specified for the forward direction - is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter. |
| Writing to register | Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is " 0 ". |
| Reading the register | Can be read at any time. However, when the DMA enable bit is " 1 ", reading the register set up as the forward register is the same as reading the value of the forward address pointer. |

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.

DMAi request cause select register


Note: Address 03B816 is for INT0; address 03BA16 is for INT1.


Note 1: DMA request can be cleared by resetting the bit.
Note 2 : This bit can only be set to " 0 ".
Note 3: Source address direction select bit and destination address direction select bit cannot be set to "1" simultaneously.

Figure 35. DMAC-related registers (1)

DMAi source pointer ( $\mathrm{i}=0,1$ )


DMAi destination pointer ( $\mathrm{i}=0,1$ )


DMAi transfer counter ( $\mathrm{i}=0,1$ )


Figure 36. DMAC-related registers (2)

## (1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses.
(a) Effect of source and destination addresses

When 16 -bit data is transferred on a 16 -bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

Figure 37 shows the example of the transfer cycles (a state of internal bus) for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle.

(2) 16-bit transfers and the source address is odd


Note: The same timing changes occur with the respective conditions at the destination as at the source.
Figure 37. Example of transfer cycles for a source read (the state of internal bus)

## (2) DMAC Transfer

Any combination of even or odd transfer read and write addresses is possible. Table 13 shows the number of DMAC transfer cycles.
The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit $=$ No. of read cycles $\times \mathrm{j}+$ No. of write cycles $\times \mathrm{k}$

Table 13. No. of DMAC transfer cycles

| Transfer unit | Access address | singelchip mode |  |
| :---: | :---: | :---: | :---: |
|  |  | No. of <br> read cycles | No. of <br> write cycles |
| 8-bit transfers <br> (DMBIT="1") | Even | 1 | 1 |
|  | Odd | 1 | 1 |
|  | Even | 1 | 1 |

Coefficient j, k

| Internal memory |  |
| :---: | :---: |
| Internal ROM/RAM | SFR area |
| 1 | 2 |

## FLD Controller

The M30218 group has fluorescent display (FLD) drive and control circuits.
Table 14 shows the FLD controller specifications.

Table 14. FLD controller specifications

| Item |  | Specification |
| :---: | :---: | :---: |
| FLD <br> controller port | High-breakdown-voltage output port | - 52 pins ( 20 pins can switch general purpose port) |
|  | CMOS port | - 4 pins ( 4 pins can switch general purpose port) (A driver must be installed externally) |
| Display pixel number |  | - Used FLD output <br> 28 segment X 28 digit (segment number + digit number $\leq 56$ ) <br> - Used digit output <br> 40 segment $X 16$ digit (segment number $\leq 40$, digit number $\leq 16$ ) <br> - Connected to M35501 <br> 56 segment $X$ (connect number of M35501) digit (segment number $\leq 56$, digit number $\leq$ number of M35501 X 16) <br> - Used P44 to P47 expansion <br> 52 segment $X 16$ digit (segment number $\leq 52$, digit number $\leq 16$ ) |
| Period |  | - $3.2 \mu \mathrm{~s}$ to $819.2 \mu \mathrm{~s}$ (count source $\mathrm{XIN} / 32,10 \mathrm{MHz}$ ) <br> - $12.8 \mu \mathrm{~s}$ to $3276.8 \mu \mathrm{~s}$ (count source $\mathrm{XIN} / 128,10 \mathrm{MHz}$ ) |
| Dimmer time |  | - $3.2 \mu$ s to $819.2 \mu \mathrm{~s}$ (count source Xin/32,10MHz) <br> - $12.8 \mu \mathrm{~s}$ to $3276.8 \mu \mathrm{~s}$ (count source XIN/128,10MHz) |
| Interrupt |  | - Digit interrupt <br> - FLD blanking interrupt |
| Key-scan |  | - Key-scan used digit <br> - Key-scan used segment |
| Expand fu | unction | - Digit pulse output function <br> This function automatically outputs digit pulse. <br> - M35501 connect function <br> The number of digits can be increased easily by using the output of DIMout(P97) as CLK for the M35501. <br> - Toff section generate / not generate function This function does not generate Toff1 section when the connected outputs are the same. <br> - Gradation display function This function allows each segment to be set for dark or bright display. <br> - P44 to P47 expansion function <br> This function provides 16 lines of digit outputs from four ports by attaching a $4 \longrightarrow 16$ decoder. |



Figure 38. Block Diagram for FLD Control Circuit

FLDC mode register


Symbol Address When reset FLDM

## 0350160016




Note : When a gradation display mode is selected, a number of timing is max. 16 timing. (Set the timing number control bit to " 0 ".)
FLD output control register

|  | Symbol Address <br> FLDCON 035116 |  | When reset 0016 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | Bit name | Function | R'W |
|  | FLDCON0 | P44 to P47 FLD output reverse bit | 0 : Output normally <br> 1: Reverse output | O |
|  | Nothing is assigned. <br> In an attempt to write to this bit, write " 0 ". The value, if read, turns out to be " 0 ". |  |  |  |
|  | FLDCON2 | P44 to P47 FLD <br> Toff is invalid bit | 0 : Perform normally <br> 1 : Toff is invalid | O |
|  | Nothing is assigned. <br> In an attempt to write to this bit, write " 0 ". The value, if read, turns out to be " 0 ". |  |  |  |
|  | FLDCON4 | P97 dimmer output control bit | 0 : Output normally <br> 1 : Dimmer output | 0 O |
|  | FLDCON5 | CMOS ports: section of Toff generate/not generate bit | 0 : section of Toff does NOT generate <br> 1 : section of Toff generates | O |
| - | FLDCON6 | High-breakdown-voltage ports section of Toff generate/not generate bit | 0 : section of Toff does NOT generate <br> 1 : section of Toff generates | O |
|  | FLDCON7 | Toff2 <br> SET/RESET change bit | 0 : gradation display data is reset at Toff2 (set at Toff1) <br> 1 : gradation display data is set at Toff2 (reset at Toff1) | O |

Tdisp time set register


Figure 39. FLDC-related Register(1)

Toff1 time set register


Toff2 time set register

| $\mathrm{br}^{\mathrm{b}}$ b0 | TOFF2 | $035616$ | When reset FF16 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| , | Function |  |  | Values that can be set | R W |
|  | Counts Toff2 time. Count source is selected by Tdisp counter count source select bit. |  |  | 3 to FF16 | 00 |

FLD data pointer


Note: Reading the FLD data pointer takes out the count at that moment.

Port P2 FLD / port switch register


Figure 40. FLDC-related Register(2)

Port P3 FLD / port switch register


Port P4 FLD / port switch register


Port P5 digit output set register


Symbo P5DOR $\begin{array}{cc}\text { Address } & \text { When rese } \\ \text { 035C16 } & 0016\end{array}$

| Bit symbol | Bit name | Function | R W |
| :---: | :---: | :---: | :---: |
| P5DOR0 | Port P50 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR1 | Port P51 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR2 | Port P52 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR3 | Port P53 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR4 | Port P54 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR5 | Port P55 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR6 | Port P56 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |
| P5DOR7 | Port P57 FLD/digit switch bit | 0 : FLD output <br> 1 : Digit output | 00 |

Port P6 digit output set register

| L7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 42. FLDC-related Register(4)

## FLD automatic display pins

P0 to P6 are the pins capable of automatic display output for the FLD. The FLD start operating by setting the automatic display control bit (bit 0 at address 035016) to "1". There is the FLD output function that outputs RAM contents from the port every timing or the digit output function that drives the port high with digit timing. The FLD can be displayed using the FLD output for the segments and the digit or FLD output for the digits. When using the FLD output for the digits, be sure to write digit display patterns to the RAM in advance. The remaining segment and digit lines can be used as general-purpose ports. Settings of each port are shown below.

Table 15. Pins in FLD Automatic Display Mode

| Port Name | Automatic Display Pins | Setting Method |
| :--- | :--- | :--- |
| P5, P6 | FLDo to FLD15 | The individual bits of the digit output set register (address 035C16, <br> 035D16) can set each pin either FLD port ("0") or digit port ("1"). <br> When the pins are set for the digit port, the digit pulse output func- <br> tion is enabled, so the digit pulses can always be output regardless <br> the value of FLD automatic display RAM. |
| P0, P1 | FLD16 to FLD31 | FLD exclusive use port (automatic display control bit (bit 0 of ad- <br> dress 035016)="1") |
| P2, P3, <br> P44 to P43 | FLD32 to FLD51 | The individual bits of the FLD/port switch register (addresses <br> $035916 ~ t o ~ 035 B 16) ~ c a n ~ s e t ~ e a c h ~ p i n ~ t o ~ e i t h e r ~ F L D ~ p o r t ~(" 1 ") ~ o r ~ g e n-~$ <br> eral-purpose port ("0"). |
| P44 to P47 | FLD52 to FLD55 | The individual bits of the FLD/port switch register (address 035B16) <br> can set each pin to either FLD port ("1") or general-purpose port <br> ("0"). The digit pulse output function turns to available, and the digit <br> pulse can output by setting of the FLD output set register (address <br> 035116). The port output format is the CMOS output. When using <br> the port as a display pin, a driver must be installed externally. |


| Setting example 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Shown below is a register setup example where only FLD output is used. In this case, the digit display output pattern must be set in the FLD automa display RAM in advance. |  |  |  |  |
| Number of segments Number of digits | $\begin{array}{ll} \text { ggments } & 36 \\ \text { gits } & 16 \end{array}$ | The contents of digit output set register ( $035 \mathrm{C}_{16}, 035 \mathrm{D}_{16}$ ) |  |  |
|  |  |  |  |  |
| Port P6 | FLDo(DIG output) | 0 |  |  |
|  | FLD1(DIG output) | 0 |  |  |
|  | FLD2(DIG output) | 0 |  |  |
|  | FLD3(DIG output) | 0 |  |  |
|  | FLD4(DIG output) | 0 | FLD/port switch register (035916, 035B16) |  |
|  | FLDs(DIG output) | 0 |  |  |
|  | FLDE(DIG output) | 0 |  |  |
|  | FLD7(DIG output) | 0 | $\downarrow$ |  |
| Port P5 | FLD8(DIG output) | Port P2 | 1 | FLD32(SEG output) |
|  | FLDg(DIG output) |  |  | FLD33(SEG output) |
|  | FLD10(DIG output) |  | 1 | FLD34(SEG output) |
|  | FLD11(DIG output) |  | 1 | FLD35(SEG output) |
|  | FLD12(DIG output) |  | 1 | FLD36(SEG output) |
|  | FLD13(DIG output) |  | 1 | FLD37(SEG output) |
|  | FLD14(DIG output) |  | 1 | FLD38(SEG output) |
|  | FLD15(DIG output) |  | 1 | FLD39(SEG output) |
| Port P0 | FLD16(SEG output) | Port P3 | 1 | FLD40(SEG output) |
|  | FLD17(SEG output) |  | 1 | FLD41(SEG output) |
|  | FLD18(SEG output) |  | 1 | FLD42(SEG output) |
|  | FLD19(SEG output) |  | 1 | FLD43(SEG output) |
|  | FLD20(SEG output) |  | 1 | FLD44(SEG output) |
|  | FLD21(SEG output) |  | 1 | FLD45(SEG output) |
|  | FLD22(SEG output) |  | 1 | FLD46(SEG output) |
|  | FLD23(SEG output) |  |  | FLD47(SEG output) |
| Port P1 | FLD24(SEG output) | Port P4 |  | FLD48(SEG output) |
|  | FLD25(SEG output) |  |  | FLD49(SEG output) |
|  | FLD26(SEG output) |  |  | FLDso(SEG output) |
|  | FLD27(SEG output) |  | 1 | FLD51(SEG output) |
|  | FLD28(SEG output) |  | 0 | FLD52(port output) |
|  | FLD29(SEG output) |  | 0 | FLD53(port output) |
|  | FLD30(SEG output) |  | 0 | FLD54(port output) |
|  | FLD31(SEG output) |  | 0 | FLD55(port output) |
| DIG output : This output is connected to digit of SEG output : This output is connected to segmePort output: This output is general-purpose por |  |  |  |  |
|  |  |  |  |  |  |  |  |



Figure 43. Segment/Digit Setting Example

## FLD automatic display RAM

The FLD automatic display RAM uses the 224 bytes of addresses 050016 to 05DF16. For FLD, the 3 modes of 16 -timing ordinary mode, 16 -timing•gradation display mode and 32 -timing mode are available depending on the number of timings and the use/not use of gradation display.
The automatic display RAM in each mode is as follows:

## (1) 16-timing•Ordinary Mode

This mode is used when the display timing is 16 or less. The 112 bytes of addresses 057016 to 05DF16 are used as a FLD display data store area. Because addresses 050016 to 056F16 are not used as the automatic display RAM, they can be the ordinary RAM.

## (2) 16-timing•Gradation Display Mode

This mode is used when the display timing is 16 or less, in which mode each segment can be set for dark or bright display. The 224 bytes of addresses 050016 to 05DF16 are used. The 112 bytes of addresses 057016 to 05DF16 are used as an FLD display data store area, while the 112 bytes of addresses 050016 to 056F16 are used as a gradation display control data store area.
(3) 32-timing Mode

This mode is used when the display timing is 16 or greater. This mode can be used for up to 32 -timing. The 224 bytes of addresses 050016 to 05DF16 are used as an FLD display data store area.

The FLD data pointer (address 035816 ) is a register to count display timings. This pointer has a reload register and when the terminal count is reached, it starts counting over again after being reloaded with the initial count. Make sure the timing count -1 is set to the FLD data pointer. When writing data to this address, the data is written to the FLD data pointer reload register; when reading data from this address, the value in the FLD data pointer is read.


Figure 44. FLD Automatic Display RAM Assignment

## Data setup

## (1) 16-timing•Ordinary Mode

The area of addresses 057016 to 05DF16 are used as a FLD automatic display RAM.
When data is stored in the FLD automatic display RAM, the last data of FLD port P4 is stored at address 057016, the last data of FLD port P3 is stored at address 058016, the last data of FLD port P2 is stored at address 059016, the last data of FLD port P1 is stored at address 05A016, the last data of FLD port P0 is stored at address 05B016, the last data of FLD port P5 is stored at address 05C016, and the last data of FLD port P6 is stored at address 05D016, to assign in sequence from the last data respectively.
The first data of the FLD port P4, P3, P2, P1, P0, P5, and P6 is stored at an address which adds the value of (the timing number -1 ) to the corresponding address 057016, 058016, 059016, 05A016, 05B016, 05C016 and 05DF16.
Set the FLD data pointer reload register to the value given by the number of digits -1 .

## (2) 16-timing•Gradation Display Mode

Display data setting is performed in the same way as that of the 16 -timing•ordinary mode. Gradation display control data is arranged at an address resulting from subtracting 007016 from the display data store address of each timing and pin. Bright display is performed by setting " 0 ", and dark display is performed by setting " 1 " .

## (3) 32-timing Mode

The area of addresses 050016 to 05DF16 are used as a FLD automatic display RAM.
When data is stored in the FLD automatic display RAM, the last data of FLD port P4 is stored at address 050016, the last data of FLD port P3 is stored at address 052016, the last data of FLD port P2 is stored at address 054016,
the last data of FLD port P1 is stored at address 056016, the last data of FLD port P0 is stored at address 058016, the last data of FLD port P5 is stored at address 05A016, and the last data of FLD port P6 is stored at address 05C016, to assign in sequence from the last data respectively.
The first data of the FLD port P4, P3, P2, P0, P1, P5, and P6 is stored at an address which adds the value of (the timing number -1 ) to the corresponding address 050016, 052016, 054016, 056016, 058016, 05A016 and 05C016.
Set the FLD data pointer reload register to the value given by the number of digits - 1 .


Figure 45. Example of Using the FLD Automatic Display RAM in 16-timing•Ordinary Mode


Figure 46. Example of Using the FLD Automatic Display RAM in 16-timing•Gradation Display Mode


Figure 47. Example of Using the FLD Automatic Display RAM in 32-timing Mode

## Timing setting

Each timing is set by the FLDC mode register, Tdisp time set register, Toff1 time set register, and Toff2 time set register.

## -Tdisp time setting

The Tdisp time represents the length of display timing. In non-gradation display mode, it consists of a FLD display output period and a Toff1 time. In gradation display mode, it consists of the display output period and Toff1 time plus a low signal output period for dark display. Set the Tdisp time by the Tdisp counter count source select bit of the FLDC mode register and the Tdisp time set register. Supposing that the value of the Tdisp time set register is $n$, the Tdisp time is represented as Tdisp $=(n+1) \times t(t:$ count source). When the Tdisp counter count source select bit of the FLDC mode register is "0" and the value of the Tdisp time set register is 200 (C816), the Tdisp time is: Tdisp $=(200+1) \times 3.2($ at $\mathrm{XIN}=10 \mathrm{MHz})=$ $643 \mu \mathrm{~s}$. When reading the Tdisp time set register, the value in the counter is read out.

## -Toff1 time setting

The Toff1 time represents a non-output (low signal output) time to prevent blurring of FLD, and to dim the display. Use the Toff1 time set register to set this Toff1 time. Make sure the value set to Toff1 is smaller than Tdisp and Toff2. Supposing that the value of the Toff1 time set register is n 1 , the Toff1 time is represented as Toff1 $=\mathrm{n} 1 \times \mathrm{t}$. When the Tdisp counter count source select bit of the FLDC mode register is " 0 " and the value of the Toff1 time set register is 30 (1E16), Toff1 = $30 \times 3.2$ (at XIN = 10 MHz ) = $96 \mu \mathrm{~s}$.

## -Toff2 time setting

The Toff2 time is provided for dark display. For bright display, the FLD display output remains effective until the counter that is counting Tdisp reaches the terminal count. For dark display, however, "L" (or "off") signal is output when the counter that is counting Toff2 reaches the terminal count. This Toff2 time setting is valid only for FLD ports which are in the gradation display mode and whose gradation display control RAM value is " 1 ".

Set the Toff2 time by the Toff2 time set register. Make sure the value set to Toff2 is smaller than Tdisp but larger than Toff1. Supposing that the value of the Toff2 time set register is n2, the Toff2 time is represented as Toff2 $=\mathrm{n} 2 \mathrm{xt}$. When the Tdisp counter count source select bit of the FLDC mode register is " 0 " and the value of the Toff2 time set register is 180 (B416), Toff2 $=180 \times 3.2$ (at XIN $=10 \mathrm{MHz}$ ) $=576 \mu \mathrm{~s}$.


Figure 48. FLDC Timing

## FLD automatic display start

Automatic display starts by setting both the automatic display control bit (bit 0 of address 035016) and the display start bit (bit 1 of address 035016) to " 1 ". The RAM content at a location apart from the start address of the automatic display RAM for each port by (FLD data pointer (address 035816) - 1) is output to each port. The FLD data pointer (address 035816) counts down in the Tdisp interval. When the count "FF16" is reached, the pointer is reloaded and starts counting over again. Before setting the display start bit (bit 1 of address 035016) to " 1 ", be sure to set the FLD/port switch register, FLD/DIG switch register, FLDC mode register, Tdisp time set register, Toff1 time set register, Toff2 time set register, and FLD data pointer. During FLD automatic display, bit 1 of the FLDC mode register (address 035016) always keeps "1", and FLD automatic display can be interrupted by writing " 0 " to bit 1.

## Key-scan and interrupt

Either a FLD digit interrupt or FLD blanking interrupt can be selected using the Tscan control bits (bits 2, 3 of address 035016).
The FLD digit interrupt is generated when the Toff1 time in each timing expires (at rising edge of digit output). Key scanning that makes use of FLD digits can be achieved using each FLD digit interrupt. To use FLD digit interrupts for key scanning, follow the procedure described below.
(1) Read the port value each time the interrupt occurs.
(2) The key is fixed on the last digit interrupt.

The digit positions output can be determined by reading the FLD data pointer (address 035816).


Figure 49. Timing using digit interrupt

The FLD blanking interrupt is generated when the FLD data pointer (address 035816) reaches "FF16". The FLD automatic display output is turned off for a duration of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp depending on post-interrupt settings. During this time, key scanning that makes use of FLD segments can be achieved.
When a key-scan is performed with the segment during key-scan blanking period Tscan, take the following sequence:

1. Write " 0 " to bit 0 of the FLDC mode register (address 035016).
2. Set the port corresponding to the segment for key-scan to the output port.
3. Perform the key-scan.
4. After the key-scan is performed, write " 1 " to bit 0 of FLDC mode register (address 035016).

## -Note:

When performing a key-scan according to the above steps 1 to 4 , take the following points into consideration.

1. Do not set " 0 " in bit 1 of the FLDC mode register (address 035016).
2. Do not set " 1 " in the ports corresponding to digits.


Figure 50. Timing using FLD blanking interrupt

## P44 to P47 Expansion Function

P44 to P47 are CMOS output-type ports. FLD digit outputs can be increased as many as 16 lines by connecting a 4 -bit to 16 -bit decoder to these ports. P 44 to P 47 have the function to allow for connection to a 4 bit to 16-bit decoder.

## (1) P44 to P47 Toff invalid Function

This function disables the Toff1 time and Toff2 time and outputs display data for the duration of Tdisp. (See Figure 51.) This can be accomplished by setting the P44 to P47 Toff disable bit (address 035016 bit 2) to "1".

Unlike the Toff section generate/not generate function, this function disables all display data.

## (2) Dimmer signal output Function

This function allows a dimmer signal creation signal to be output from DIMout (P97). The dimmer function can be materialized by controlling the decoder with this signal. (See Figure 51.) This function can be set by writing P97 dimmer output control bit (bit 4 of address 035116 ) to " 1 ".

## (3) P44 to P47 FLD Output Reverse Bit

P44 to P47 are provided with a function to reverse the polarity of the FLD output. This function is useful in adjusting the polarity when using an externally installed driver.
The output polarity can be reversed by setting bit 0 of the FLD output control register (address 035116) to "1".


Figure 51. P4 to P47 FLD Output pulses

## Toff section generate/not generate Function

The function is for reduction of useless noises which generated as every switching of ports, because of the combined capacity of among FLD ports. In case the continuous data output to each FLD ports, the Toff1 section of the continuous parts is not generated. (See Figure 52)
If it needs Toff1 section on FLD pulses, set "CMOS ports: section of Toff generate / not generate bit" to "1" and set "high-breakdown-voltage ports: section of Toff generate / not generate bit" to "1". High-breakdownvoltage ports (P5, P6, P3, P2, P1, P0, P40 to P43, total 52 pins) generate Toff1 section, by setting "high-breakdown-voltage ports: section of Toff generate / not generate bit" to "1".
The CMOS ports ( P44 to P47, total 4 pins ) generate Toff1 section, by setting "high-breakdown-voltage ports: section of Toff generate / not generate bit" to "1".


Figure 52. Toff Section Generated/not generated Function

## Toff2 SET/RESET change bit

In gradation display mode, the values set by the Toff2 time set register (TOFF2) are effective. When the FLD output control register (bit 7 of address 035116 ) in the initial state $=$ " 0 ", RAM data is output to the FLD output ports (SET) at the time that is set by TOFF1 and is turned to " 0 " (RESET) at the time that is set by TOFF2. When bit $7=$ " 1 ", RAM data is output (SET) at the time that is set by TOFF2 and is turned to " 0 " (RESET) when the Tdisp time expires.

## Digit pulses output Function

P50 to P57 and P60 to P67 allow digit pulses to be output using the FLD/digit switch register. Set the digit output set register by writing as many consecutive 1s as the timing count from P60. The contents of FLD automatic display RAM for the ports that have been selected for digit output are disabled, and the pulse shown in Figure 53 is output automatically. In gradation display mode use, Toff2 time becomes effective for the port which selected digit output. Because the contents of FLD automatic display RAM are disabled, the segment data can be changed easily even when segment data and digit data coexist at the same address in the FLD automatic display RAM.
This function is effective in 16 -timing normal mode and 16 -timing gradation display mode. If a value is set exceeding the timing count (FLD data pointer reload register's set value +1 ) for any port, the output of such port is "L".


Figure 53. Digit Pulses Output Function

## Timer

There are eight 16 -bit timers. These timers can be classified by function into timers A (five) and timers B (three). All these timers function independently. Figure 54 shows the block diagram of timers.


Figure 54. Timer block diagram

## Timer A

Figure 55 shows the block diagram of timer A. Figures 56 to 58 show the timer A-related registers.
Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register ( $\mathrm{i}=0$ to 4 ) bits 0 and 1 to choose the desired mode.
Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer's over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.


Figure 55. Block diagram of timer $A$

## Timer Ai mode register



Figure 56. Timer A-related registers (1)

## Timer Ai register (Note)



Note: Read and write data is in 16 -bit units.

## Count start flag



## Up/down flag



Figure 57. Timer A-related registers (2)


Trigger select register


Note: Set the corresponding port direction register to " 0 ".
When TAiln is selected, TAiout assigned on same pin can not be used. ( $\mathrm{i}=0$ to 4 )

## Clock prescaler reset flag



Figure 58 Timer A-related registers (3)

## (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table16.) Figure 59 shows the timer Ai mode register in timer mode.

Table 16. Specifications of timer mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fc32 |
| Count operation | - Down count <br> -When the timer underflows, it reloads the reload register contents before continuing counting |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}$ : Set value |
| Count start condition | Count start flag is set (= 1 ) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | When the timer underflows |
| TAiln pin function | Programmable I/O port or gate input |
| TAiout pin function | Programmable I/O port or pulse output |
| Read from timer | Count value can be read out by reading timer Ai register |
| Write to timer | - When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |
| Select function | - Gate function <br> Counting can be started and stopped by the TAiln pin's input signal <br> - Pulse output function <br> Each time the timer underflows, the TAiout pin's polarity is reversed |



Figure 59. Timer Ai mode register in timer mode

## (2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 17 lists timer specifications when counting a single-phase external signal. Figure 60 shows the timer Ai mode register in event counter mode.
Table 18 lists timer specifications when counting a two-phase external signal. Figure 61 shows the timer Ai mode register in event counter mode.

Table 17. Timer specifications in event counter mode (when not processing two-phase pulse signal)

| Item | Specification |
| :---: | :---: |
| Count source | -External signals input to TAiln pin (effective edge can be selected by software) <br> -TB2 overflow, TAj overflow |
| Count operation | -Up count or down count can be selected by external signal or software <br> -When the timer overflows or underflows, the reload register's content is reloaded and the timer starts over again.(Note) |
| Divide ratio | $\begin{array}{ll}1 /(\text { FFFF } 16-n+1) \text { for up count } & \\ 1 /(n+1) \text { for down count } & n \text { : Set value }\end{array}$ |
| Count start condition | Count start flag is set (= 1) |
| Count stop condition | Count start flag is reset (=0) |
| Interrupt request generation timing | The timer overflows or underflows |
| TAiln pin function | Programmable I/O port or count source input |
| TAiout pin function | Programmable I/O port, pulse output, or up/down count select input |
| Read from timer | Count value can be read out by reading timer Ai register |
| Write to timer | -When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> -When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |
| Select function | - Free-run count function <br> Even when the timer overflows or underflows, the reload register content is not reloaded to it <br> -Pulse output function <br> Each time the timer overflows or underflows, the TAiout pin's polarity is reversed |

Note: This does not apply when the free-run function is selected.
Timer Ai mode register


Figure 60. Timer Ai mode register in event counter mode

Table 18. Timer specifications in event counter mode (when processing two-phase pulse signal with timer A2,A3 and A4

| Item | Specification |
| :---: | :---: |
| Count source | -Two-phase pulse signals input to TAiln or TAiout pin |
| Count operation | $\cdot$ Up count or down count can be selected by two-phase pulse signal <br> -When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note) |
| Divide ratio | 1/ (FFFF16-n+1) for up count <br> $1 /(n+1)$ for down count <br> n : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition | Count start flag is reset (=0) |
| Interrupt request generation timing | Timer overflows or underflows |
| TAils pin function | Two-phase pulse input |
| TAiOUT pin function | Two-phase pulse input |
| Read from timer | Count value can be read out by reading timer A2, A3, or A4 register |
| Write to timer | -When counting stopped <br> When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter <br> -When counting in progress <br> When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.) |
| Select function | - Normal processing operation <br> The timer counts up rising edges or counts down falling edges on the TAiln pin when input signal on the TAiout pin is "H" <br> -Multiply-by-4 processing operation <br> If the phase relationship is such that the TAiln pin goes " H " when the input signal on the TAiout pin is " H ", the timer counts up rising and falling edges on the TAiout and TAiln pins. If the phase relationship is such that the TAiln pin goes "L" when the input signal on the TAiout pin is " H ", the timer counts down rising and falling edges on the TAiout and TAiin pins. <br> TAiout <br> TAiin <br> ( $\mathrm{i}=3,4$ ) <br> Count up all edqes <br> Count down all edges |

Note: This does not apply when the free-run function is selected.

Timer Ai mode register
(When not using two-phase pulse signal processing)


Note 1: The settings of the corresponding port register and port direction register are invalid Note 2: This bit is valid when only counting an external signal.
Note 3: Set the corresponding port direction register to " 0 ".
Note 4: This bit is valid for timer A3 mode register.
For timer A2 and A4 mode registers, this bit can be " 0 "or " 1 ".
Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 038416) is set to "1". Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316 ) to "00".

Timer Ai mode register
(When using two-phase pulse signal processing)


Note 1: This bit is valid for timer A3 mode register.
For timer A2 and A4 mode registers, this bit can be " 0 " or " 1 ".
Note 2: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 038416 ) is set to " 1 ". Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316) to "00".

Figure 61. Timer Ai mode register in event counter m

## (3) One-shot timer mode

In this mode, the timer operates only once. (See Table 19.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 62 shows the timer Ai mode register in one-shot timer mode.

Table 19. Timer specifications in one-shot timer mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fc32 |
| Count operation | - The timer counts down <br> - When the count reaches 000016 , the timer stops counting after reloading a new count <br> - If a trigger occurs when counting, the timer reloads a new count and restarts counting |
| Divide ratio | 1/n n : Set value |
| Count start condition | - An external trigger is input <br> - The timer overflows <br> - The one-shot start flag is set $(=1)$ |
| Count stop condition | - A new count is reloaded after the count has reached 000016 <br> - The count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | The count reaches 000016 |
| TAiln pin function | Programmable I/O port or trigger input |
| TAiOUT pin function | Programmable I/O port or pulse output |
| Read from timer | When timer Ai register is read, it indicates an indeterminate value |
| Write to timer | -When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register <br> (Transferred to counter at next reload time) |

## Timer Ai mode register



Note 1: The settings of the corresponding port register and port direction register are invalid
Note 2: Valid only when the TAiln pin is selected by the event/trigger select bit
(addresses 038216 and 038316 ). If timer overflow is selected, this bit can be " 1 " or " 0 ". Note 3: Set the corresponding port direction register to "0".

Figure 62. Timer Ai mode register in one-shot timer mode

## (4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 20.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8 -bit pulse width modulator. Figure 63 shows the timer Ai mode register in pulse width modulation mode. Figure 64 shows the example of how a 16-bit pulse width modulator operates. Figure 65 shows the example of how an 8 -bit pulse width modulator operates.

Table 20. Timer specifications in pulse width modulation mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fC32 |
| Count operation | -The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator) <br> -The timer reloads a new count at a rising edge of PWM pulse and continues counting <br> -The timer is not affected by a trigger that occurs when counting |
| 16-bit PWM | -High level width $\quad \mathrm{n} / \mathrm{fi} \mathrm{n}$ : Set value <br> -Cycle time $\quad\left(2^{16}-1\right) /$ fi fixed |
| 8-bit PWM | -High level width $n \mathrm{X}(\mathrm{m}+1) / \mathrm{fi} \quad \mathrm{n}$ : values set to timer Ai register's high-order address <br> -Cycle time $\quad\left(2^{8}-1\right) X(m+1) / \mathrm{fi} \quad \mathrm{m}$ : values set to timer Ai register's low-order address |
| Count start condition | - External trigger is input <br> -The timer overflows <br> -The count start flag is set $(=1)$ |
| Count stop condition | -The count start flag is reset (=0) |
| Interrupt request generation timing | PWM pulse goes "L" |
| TAils pin function | Programmable I/O port or trigger input |
| TAiout pin function | Pulse output |
| Read from timer | When timer Ai register is read, it indicates an indeterminate value |
| Write to timer | -When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> -When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register <br> (Transferred to counter at next reload time) |

Timer Ai mode register


Note 1: Valid only when the TAiln pin is selected by the event/trigger select bit
(addresses 038216 and 038316). If timer overflow is selected, this bit can be " 1 " or " 0
Note 2: Set the corresponding port direction register to " 0 ".
Figure 63. Timer Ai mode register in pulse width modulation mode


Figure 64. Example of how a 16-bit pulse width modulator operates

Condition : Reload register's high-order 8 bits $=0216$
Reload register's low-order bits $8=0216$
When external trigger (falling edge of TAOIN pin's input signal) is selected.


[^0]Figure 65. Example of how an 8-bit pulse width modulator operates

## Timer B

Figure 66 shows the block diagram of timer B. Figures 67 and 68 show the timer B-related registers.
Use the timer Bi mode register ( $\mathrm{i}=0$ to 2 ) bits 0 and 1 to choose the desired mode.
Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.


Figure 66. Block diagram of timer B

Timer Bi mode register


Figure 67. Timer B-related registers (1)

Timer Bi register (Note)


Note: Read and write data in 16-bit units.

Count start flag


## Clock prescaler reset flag



Figure 68. Timer B-related registers (2)

## (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 21.) Figure 69 shows the timer Bi mode register in timer mode.

Table 21. Timer specifications in timer mode

| Item | Specification |
| :--- | :--- |
| Count source | $\mathrm{f1}, \mathrm{f} 8, \mathrm{f} 32, \mathrm{fC32}$ |
| Count operation | $\bullet$ Counts down <br> $\bullet$ When the timer underflows, the reload register's content is reloaded and the <br> timer starts over again. |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}:$ Set value |
| Count start condition | Count start flag is set $(=1)$ |
| Count stop condition | Count start flag is reset $(=0)$ |
| Interrupt request generation timing | The timer underflows |
| TBin pin function | Programmable I/O port |
| Read from timer | Count value is read out by reading timer Bi register <br> •When counting stopped <br> When a value is written to timer Bi register, it is written to both reload register <br> and counter <br> - When counting in progress <br> When a value is written to timer Bi register, it is written to only reload register <br> (Transferred to counter at next reload time) |

Timer Bi mode register


Figure 69. Timer Bi mode register in timer mode

## (2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 22.) Figure 70 shows the timer Bi mode register in event counter mode.

Table 22. Timer specifications in event counter mode

| Item | Specification |
| :--- | :--- |
| Count source | - External signals input to TBiIN pin <br> -Effective edge of count source can be a rising edge, a falling edge, or falling <br> and rising edges as selected by software |
| Count operation | -Counts down <br> - When the timer underflows, it reloads the reload register contents before <br> (chtinuing counting |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}$ : Set value |
| Count start condition | Count start flag is set ( $=1$ ) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | The timer underflows |
| TBiin pin function | Count source input |
| Read from timer | Count value can be read out by reading timer Bi register |
| Write to timer | -When counting stopped <br> When a value is written to timer Bi register, it is written to both reload register and counter <br> -When counting in progress <br> When a value is written to timer Bi register, it is written to only reload register <br> (Transferred to counter at next reload time) |

## Timer Bi mode register



Figure 70. Timer Bi mode register in event counter mode

## (3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 23.) Figure 71 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 72 shows the operation timing when measuring a pulse period. Figure 73 shows the operation timing when measuring a pulse width.

Table 23. Timer specifications in pulse period/pulse width measurement mode

| Item | Specification |
| :--- | :--- |
| Count source | $\mathrm{f1}, \mathrm{f8}$, f32, fC32 |
| Count operation | -Up count <br> -Counter value "000016" is transferred to reload register at measurement <br> pulse's effective edge and the timer continues counting |
| Count start condition | Count start flag is set (= 1) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | -When measurement pulse's effective edge is input (Note 1) <br> - When an overflow occurs. (Simultaneously, the timer Bi overflow flag <br> changes to "1". The timer Bi overflow flag changes to "0" when the count start <br> flag is "1" and a value is written to the timer Bi mode register.) |
| TBiin pin function | Measurement pulse input |
| Read from timer | When timer Bi register is read, it indicates the reload register's content <br> (measurement result) (Note 2) |
| Write to timer | Cannot be written to |

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.
Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.


Figure 71. Timer Bi mode register in pulse period/pulse width measurement mode

Measurement of puls time interval from falling edge to falling edge


Note 1: Counter is initialized at completion of measurement.
Note 2: Timer has overflowed.

Figure 72. Operation timing when measuring a pulse period


Note 1: Counter is initialized at completion of measurement.
Note 2: Timer has overflowed.

Figure 73. Operation timing when measuring a pulse width

## Serial I/O

Serial I/O is configured as two channels: UART0 and UART1.
UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.
Figure 74 shows the block diagram of UART0 and UART1. Figure 75 shows the block diagram of the transmit/receive unit. UARTi ( $\mathrm{i}=0,1$ ) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses $03 A 016$ and 03A816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few function are different, UART0 and UART1 have almost same functions.
Figures 76 through 78 show the registers related to UARTi.


Figure 74. Block diagram of UARTi $(\mathbf{i}=0,1)$


Figure 75. Block diagram of transmit/receive unit

## UARTi transmit buffer register



UARTi receive buffer register



UARTi bit rate generator


Figure 76. Serial I/O-related registers (1)

UARTi transmit/receive mode register


UARTi transmit/receive control register 0


Note 1: Set the corresponding port direction register to " 0 ",
Note 2: The settings of the corresponding port register and port direction register are invalid.

Figure 77. Serial I/O-related registers (2)

UARTi transmit/receive control register 1


UART transmit/receive control register 2


Note: When using multiple pins to output the transfer clock, the following requirement must be met:

- UART1 internal/external clock select bit (bit 3 at address 03A816) = "0".

Figure 78. Serial I/O-related registers (3)

## (1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 24 lists the specifications of the clock synchronous serial I/O mode. Figure 79 shows the UARTi transmit/receive mode register.

Table 24. Specifications of clock synchronous serial I/O mode

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - When internal clock is selected (bit 3 at address 03A016, 03A816 $=$ " "0": : fi/ $2(n+1)$ (Note 1$)$ fi $\mathrm{f}=\mathrm{f1}, \mathrm{f}, \mathrm{f} 32$ <br> - When external clock is selected (bbit 3 at address 03A016, 03A816 ="1") : Input from CLKi pin (Note 2) |
| Transmission/reception control | - CTS function/ RTS function/ CTS,RTS function chosen to be invalid |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> Transmit enable bit (bit 0 at address 03A516, 03AD16) = "1" <br> Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) $=$ "0" <br> - When CTS function is selected, CTS input level = "L" <br> - Furthermore, if external clock is selected, the following requirements must also be met: -CLKi polarity select bit (bit 6 at address 03A416, 03AC16) $=$ " 0 ": CLKi input level $=$ " H " -CLKi polarity select bit (bit 6 at address 03A416, 03AC16) = "1": CLKi input level = "L" |
| Reception start condition | - To start reception, the following requirements must be met: Receive enable bit (bit 2 at address 03A516, 03AD16) = " 1 " Transmit enable bit (bit 0 at address 03A516, 03AD16) = "1" Transmit buffer empty flag (bit 1 at address 03A516, 03AD16) = "0" <br> - Furthermore, if external clock is selected, the following requirements must also be met: CLKi polarity select bit (bit 6 at address 03A416, 03AC16) = "0": CLKi input level = "H" CLKi polarity select bit (bit 6 at address 03A416, 03AC16) = "1": CLKi input level = "L" |
| Interrupt request generation timing | - When transmitting <br> - Transmit interrupt cause select bit (bits 0,1 at address 03B016) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed <br> - Transmit interrupt cause select bit (bits 0,1 at address 03B016) = "1": Interrupts requested when data transmission from UARTi transfer register is completed <br> - When receiving <br> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed |
| Error detection | - Overrun error (Note 3) <br> This error occurs when the next data is ready before contents of UARTi receive buffer register are read out |
| Select function | -CLK polarity selection <br> Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be selected <br> - LSB first/MSB first selection <br> Whether transmission/reception begins with bit 0 or bit 7 can be selected <br> - Continuous receive mode selection <br> Reception is enabled simultaneously by a read from the receive buffer register <br> - Transfer clock output from multiple pins selection <br> UART1 transfer clock can be set 2 pins, and can be selected to output from which pin. |

Note 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.
Note 2: Maximum 5 Mbps.
Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to " 1 ".

## UARTi transmit/receive mode register



Figure 79. UARTi transmit/receive mode register in clock synchronous serial I/O mode (i=0,1)

Table 25 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N -channel open-drain is selected, this pin is in floating state.)

Table 25. Input/output pin functions in clock synchronous serial I/O mode (i=0,1)

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| TxDi <br> (P44, P74) | Serial data output | (Outputs dummy data when performing reception only) |
| $\begin{aligned} & \mathrm{RxDi} \\ & \text { (P45, P75) } \end{aligned}$ | Serial data input | Port P45, P75 direction register (bits 5 at address 03EA16 and 03EF16)= " 0 " (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P46, P76) } \end{aligned}$ | Transfer clock output | Internal/external clock select bit (bit 3 at address 03A016, 03A816) = " 0 " |
|  | Transfer clock input | Internal/external clock select bit (bit 3 at address 03A016, 03A816) $=$ " 1 " <br> Port P46, P76 direction register (bits 6 at address 03EA16 and 03EF16) $=$ " 0 " |
| $\begin{aligned} & \overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}} \\ & (\mathrm{P} 47, \mathrm{P} 77) \end{aligned}$ | $\overline{\text { CTS }}$ input | $\overline{\text { CTS }} \overline{\text { RTS }}$ disable bit (bit 4 at address 03A416, 03AC16) $=$ "0" <br> CTS/RTS function select bit (bit 2 at address 03A416, 03AC16) $=$ " 0 " <br> Port P47, P77 direction register (bits 7 address 03EA16 and 03EF16) $=$ " 0 " |
|  | $\overline{\text { RTS output }}$ | CTS/RTS disable bit (bit 4 at address 03A416, 03AC16) $=$ " 0 " CTS/RTS function select bit (bit 2 at address $03 A 416,03 A C 16$ ) $=$ " 1 " |
|  | Programmable I/O port | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16) $=$ " 1 " |

- Example of transmit timing (when internal clock is selected)


Shown in ( ) are bit symbols.
The above timing applies to the following settings:

- Internal clock is selected.
- CTS function is selected
- CLK polarity select bit = " 0 "
- Transmit interrupt cause select bit = " 0 ".
- Example of receive timing (when external clock is selected)

fEXT: frequency of external clock

Shown in () are bit symbols.
The above timing applies to the following settings.

- External clock is selected.
- RTS function is selected.
- CLK polarity select bit $=$ " 0 ".

Meet the following conditions when the CLK input before data reception = " H "

- Transmit enable bit $\rightarrow$ " 1 "
- Receive enable bit $\rightarrow$ "1"
- Dummy data write to UARTi transmit buffer register

Figure 80. Typical transmit/receive timings in clock synchronous serial I/O mode

## (a) Polarity select function

As shown in Figure 81, the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16) allows selection of the polarity of the transfer clock.

- When CLK polarity select bit $=$ " 0 "


Note 1: The CLKi pin level when not transferring data is " H ".

- When CLK polarity select bit = " 1 "


Figure 81. Polarity of transfer clock
(b) LSB first/MSB first sel82GA-9, when the transfer format select bit (bit 7 at addresses 03A416, $03 A C 16)=$ " 0 ", the transfer format is "LSB first"; when the bit $=$ " 1 ", the transfer format is "MSB first".

- When transfer format select bit $=$ " 0 "

- When transfer format select bit = "1"


Note: This applies when the CLK polarity select bit = " 0 ".

Figure 82. Transfer format

## (c) Transfer clock output from multiple pins function

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 83.) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function of UART1 cannot be used.


Note: This applies when the internal clock is selected and transmission is performed onlv in clock svnchronous serial I/O mode.

Figure 83. The transfer clock output from the multiple pins function usage

## (d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

## (2) Clock asynchronous serial I/O (UART) mode

The UART allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 26 lists the specifications of the UART mode. Figure 84 shows the UARTi transmit/receive mode register.

Table 26. Specifications of clock synchronous serial I/O mode

| Item | Specification |
| :---: | :---: |
| Transfer data format | -Character bit (transfer data): 7 bits, 8 bits or 9 bits as selected <br> - Start bit: 1 bit <br> -Parity bit: Odd, even or nothing as selected <br> - Stop bit: 1 bit or 2 bits as selected |
| Transfer clock | -When internal clock is selected (bit 3 at addresses 03A016, 03A816 = "0") : $\mathrm{fi} / 16(\mathrm{n}+1) \quad$ (Note 1) $\mathrm{fi}=\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32$ <br> -When external clock is selected (bit 3 at addresses 03A016, 03A816 ="1") : fEXT/16(n+1) (Note 1) (Note 2) |
| Transmission/reception control | - $\overline{\mathrm{CTS}}$ function/RTS function/CTS, $\overline{\mathrm{RTS}}$ function chosen to be invalid |
| Transmission start condition | -To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 at addresses 03A516, 03AD16) = "1" <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16) $=$ "0" <br> - When CTS function is selected, CTS input level = "L" |
| Reception start condition | -To start reception, the following requirements must be met: <br> - Receive enable bit (bit 2 at addresses 03A516, 03AD16) = "1" <br> - Start bit detection |
| Interrupt request generation timing | -When transmitting <br> - Transmit interrupt cause select bits (bits 0,1 at address 03B016) $=$ " 0 ": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed <br> - Transmit interrupt cause select bits (bits 0, 1 at address 03B016) = "1": <br> Interrupts requested when data transmission from UARTi transfer register is completed <br> -When receiving <br> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed |
| Error detection | - Overrun error (Note 3) <br> This error occurs when the next data is ready before contents of UARTi receive buffer register are read out <br> - Framing error <br> This error occurs when the number of stop bits set is not detected <br> - Parity error <br> This error occurs when if parity is enabled, the number of 1 's in parity and character bits does not match the number of 1's set <br> - Error sum flag <br> This flag is set (= 1 ) when any of the overrun, framing, and parity errors is encountered |
| select function | - Sleep mode selection <br> This mode is used to transfer data to and from one of multiple slave microcomputers |

Note 1: ' $n$ ' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
Note 2: fEXT is input from the CLKi pin.
Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

UARTi transmit/receive mode register


Figure 84. UARTi transmit/receive mode register in UART mode

Table 27 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the Nchannel open-drain is selected, this pin is in floating state.)

Table 27. Input/output pin functions in UART mode ( $\mathbf{i}=\mathbf{0}, \mathbf{1}$ )

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { TxDi } \\ \text { (P44, P74) } \end{array}$ | Serial data output | (Outputs dummy data when performing reception only) |
| $\begin{aligned} & \text { RxDi } \\ & \text { (P45, P75) } \end{aligned}$ | Serial data input | Port P45, P75 direction register (bits 5 at address 03EA16 and 03EF16)= "0" (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P46, P76) } \end{aligned}$ | Programmable I/O port | Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "0" |
|  | Transfer clock input | Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "1" |
| $\overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}}$ (P47, P77) | $\overline{\mathrm{CTS}}$ input | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16) $=$ "0" <br> CTS/RTS function select bit (bit 2 at address 03A416, 03AC16) $=$ " 0 " <br> Port P47, P77 direction register (bits 7 at address 03EA16 and 03EF16) $=$ "0" |
|  | $\overline{\mathrm{RTS}}$ output | $\overline{\text { CTS }} / \overline{R T S}$ disable bit (bit 4 at address 03A416, 03AC16) $=$ " 0 " CTS/RTS function select bit (bit 2 at address 03A416, 03AC16) = "1" |
|  | Programmable I/O port | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16) $=$ " 1 " |

- Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)

- Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)


Figure 85. Typical transmit timings in UART mode

- Example of receive timing when transfer data is $\mathbf{8}$ bits long (parity disabled, one stop bit)


Figure 86. Typical receive timing in UART mode

## (a) Sleep mode (UARTO, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses $03 A 016,03 A 816$ ) is set to " 1 " during reception. In this mode, the unit performs receive operation when the MSB of the received data = " 1 " and does not perform receive operation when the MSB = " 0 ".

## Serial I/O2

Serial I/O2 is used as the clock synchronous serial I/O and has an ordinary mode and an automatic transfer mode. In the automatic transfer mode, serial transfer is performed through the serial I/O automatic transfer RAM which has up to 256 bytes (addresses 0040016 to 004FF16).
The Srdy2, Sbusy2 and SstB2 pins each have a handshake I/O signal function and can select either "H" active or "L" active for active logic.

Table 28. Specifications of clock synchronous serial I/O2

| Item | Specification |
| :--- | :--- |
| Serial mode | - 8-bit serial I/O mode (non-automatic transfer) |
|  | - Automatic transfer serial I/O mode |

Note 1: It is necessary to set the serial I/O clock pin select bit ( bit 7 at address 034216)


Figure 87. Block Diagram of Serial I/O2

Serial I/O2 control register 1


Serial I/O2 control register 2


Figure 88. Serial I/O2 Control Registers 1, 2

Serial I/O2 automatic transfer data pointer

Symbol

Address
034016
When reset
0016

| Function | R | W |
| :--- | :---: | :---: |
| - Automatic transfer data pointer set <br> Specify the low-order 8 bits of the first data store address on the serial I/O <br> automatic transfer RAM. <br> Data is written into the latch and read from the decrement counter. | O |  |

Serial I/O2 register/transfer counter


Symbol
Address
When reset
SIO2
034616
0016

| Function | R | W |
| :--- | :---: | :---: |
| - Number of automatic transfer data set |  |  |
| Set the number of automatic transfer data. | O | O |
| Set a value one less than number of transfer data. |  |  |
| Data is written into the latch and read from the decrement counter. |  |  |

Serial I/O2 control register 3


Figure 89. Serial I/O2 automatic transfer data pointer

Table 29 lists the functions of the serial I/O2 input/output pins

Table 29. Functions of the serial I/O2 input/output pins

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| SOUT2 (P94) | Serial data output | Port P94 direction register (bit 4 at address 03F316)= " 1 " <br> Sout2 P-channel output disable bit (bit 7 at address 034416)= " 0 ", " 1 " <br> Sout2 pin control bit (bit 6 at address 034416 )= " 0 ", " 1 " <br> (Outputs dummy data when performing reception only) |
| SIN2 <br> (P93) | Serial data input | Port P93 direction register (bit 4 at address 03F316)= "0" <br> Transfer mode select bit (bit 5 at address 034216)= " 0 " <br> (Input/output port when transfer mode select bit (bit 5 at address 034216)= "1") |
| SCLK21 (P95) | Transfer clock output | Serial I/O2 synchronous clock select bits (bits 2, 3 at address 034216 ) $=$ " 00 ", " 01 " Serial I/O2 clock pin select bit (bit 7 at address 034216) $=$ " 0 " |
|  | Transfer clock input | Serial I/O2 synchronous clock select bits (bits 2,3 at address 034216) $=$ "01" , "11" Serial I/O2 clock pin select bit (bit 7 at address 034216) $=$ " 0 " <br> Port P95 direction register (bit 5 at address 03F316)= "0" |
| SCLK22 (P96) | Transfer clock output | Serial I/O2 synchronous clock select bits (bits 2, 3 at address 034216) $=$ " 00 ", "01" Serial I/O2 clock pin select bit (bit 7 at address 034216) $=$ " 1 " |
|  | Transfer clock input | Serial I/O2 synchronous clock select bits (bits 2,3 at address 034216) = "01" , "11" <br> Serial I/O2 clock pin select bit (bit 7 at address 034216) $=$ " 1 " <br> Port P96 direction register (bit 6 at address 03F316) = "0" |
| SRDY2 (P90) | SRDY input / output | Set by SRDY2 • Sbusy2 pin control bits (bits 0 to 3 at address 034416) |
| SBUSY2 <br> (P91) | SBUSY input / output | Set by SRDY2 • SBusY2 pin control bits (bits 0 to 3 at address 034416) <br> Sbusy2 output • Sstb2 output function select bit (bit 4 at address 034416)= "0", "1" |
| $\begin{aligned} & \text { SstB2 } \\ & \text { (P92) } \end{aligned}$ | SstB input / output | Serial I/O2 synchronous clock select bits (bits 2 , 3 at address 034216) $=$ " 10 ", " 11 " Sbusy2 output • SstB2 output function select bit (bit 4 at address 034416)= "0" , "1" |

## Sout2 Output

Either output active or high-impedance can be selected as a SOUT2 pin state at serial non-transfer by the SOUT2 pin control bit (bit 6 of address 034416).
However, when the external synchronous clock is selected, perform the following setup to put the SouT2 pin into a high-impedance state.
When the ScLK2i ( $\mathrm{i}=1,2$ ) input is "H" after completion of transfer, set the Sout2 pin control bit to " 1 ". When the SCLK2i ( $\mathrm{i}=1,2$ ) input goes to "L" after the start of the next serial transfer, the SOUT2 pin control bit is automatically reset to " 0 " and put into an output active state.

## Serial I/O2 Mode

There are two types of serial I/O2 modes: 8-bit serial I/O mode where automatic transfer RAM is not used, and an automatic transfer serial I/O mode.
(1) 8-bit Serial I/O Mode

Address 034616 is assigned to the serial I/O2 register. When the internal synchronous clock is selected, a serial transfer of the 8 -bit serial I/O is started by a write signal to the serial I/O2 register (address 034616).
The serial transfer status flag (bit 5 of address 034416 ) is set to " 1 " by writing into the serial I/O2 register and reset to " 0 " after completion of 8 -bit transfer. At the same time, a serial I/O2 interrupt request occurs. If the transfer is completed, the receive data is read out from serial I/O2 register.
When the external synchronous clock is selected, the contents of the serial I/O2 register are continuously shifted while transfer clocks are input to ScLK21 or ScLK22. Therefore, the clock needs to be controlled externally.
(2) Automatic Transfer Serial I/O Mode

Address 034616 is assigned to the transfer counter (1-byte units). The serial I/O2 automatic transfer controller controls the write and read operations of the serial I/O2 register. The serial I/O automatic transfer RAM is mapped to addresses 0040016 to 004FF16. Before starting transfer, make sure the 8 low-order bits of the address that contains the beginning data to be serially transferred is set to the automatic transfer data pointer (address 034016).
When the internal synchronous clock is selected, the transfer interval is inserted between one data and another in the following cases:

1. When using no handshake signal
2. When using the SrDy2 output, Sbusy2 output, and Sstb2 output of the handshake signal inde pendently
3. When using a combination of SRDY2 output and SsTB2 output or a combination of SbuSY2 output and SstB2 output of the handshake signal
The transfer interval can be set in the range of 2 to 23 cycles using the automatic transfer interval set bit (bits 0-4 of address 034816 ).
Also, when using SBUSY2 output as a signal for each occurrence of the all transfer data, a transfer interval is inserted before the system starts sending or receiving the first data and after the system finished sending or receiving the last data, not just between one data and another.
Furthermore, when using SSTB2 output, the transfer interval between each 1-byte data is extended by 2 cycles from the set value no matter how the SBUSY2 output. SSTB2 output function select bit (bit 4 of address 034416) is set.
When using Sbusy2 output and SsTB2 output in combination as a signal for each occurrence of the all transfer data, the transfer interval after the system finished sending or receiving the last data is extended by 2 cycles from the set value.
When an external synchronous clock is selected, the automatic transfer interval is disabled.

When the internal synchronous clock is selected, automatic serial transfer starts by writing 1 less than the number of transfer bytes to the transfer counter (address 034616). When an external sync clock is selected, automatic serial transfer starts by writing 1 less than the number of transfer bytes to the transfer counter and the transfer clock is input. In this case, allow for at least 5 cycles of internal system clock before the transfer clock is input after writing to the transfer counter.
Also, for data to data transfer intervals, allow at least 5 cycles of internal system clock reckoning from a rise of clock at the last bit of one-byte data.
Regardless of whether the internal or external synchronous clock is selected, the automatic transfer data pointer and the transfer counter are decreased after each 1-byte data is received and then written into the automatic transfer RAM. The serial transfer status flag (bit5 of address 0344 16) is set to " 1 " by writing data into the transfer counter. The serial transfer status flag is reset to " 0 " after the last data is written into the automatic transfer RAM. At the same time, a serial I/O2 interrupt request occurs.
The values written in the automatic transfer data pointer (address 034016) and the automatic transfer interval set bits (bit 0 to bit 4 of address 034816) are held in the latch.
When data is written into the transfer counter, the values latched in the automatic transfer data pointer (address 034016) and the automatic transfer interval set bits (bit 0 to bit 4) are transferred to the decrement counter.


Figure 90. Automatic Transfer Serial I/O Operation

## Handshake Signal

There are five types of handshake signal : SstB2 output, SBUSY2 input/output, and SRDY2 input/output.

## (1) SstB2 output signal

The SstB2 output is a signal to inform an end of transmission/reception to the serial transfer destination. The SSTB2 output signal can be used only when the internal synchronous clock is selected. In the initial status [ serial I/O initialization bit (bit 4 of address 034216) = "0"], the SstB2 output goes to "L" (bits 2, 3 of address 034216=11), or the SSTB2 output goes to "H" (bits 2, 3 of address 034216=10). At the end of transmit/receive operation, after the all data of the serial I/O2 register (address 034616) is output from SouT2, SSTB2 output is "H" (or SSTB2 output is "L") in the period of 1 cycle of the transfer clock. Furthermore, after 1 cycle, the serial transfer status flag (bit 5 of address 034416 ) is reset to " 0 ".
In the automatic transfer serial I/O mode, whether the SsTB2 output is to be output at an end of each 1-byte data or after completion of transfer of all data can be selected by the SBUSY2 output • SSTB2 output function select bit (bit 4 of address 034416).


Figure 91. Sstв2 Output Operation

## (2) Sbusy2 input signal

The SbuSy2 input is a signal requested to stop of transmission/reception from the serial transfer destination.
When the internal synchronous clock is selected, input a "H" level signal into the SBUSY2 input (or a "L" level signal into the $\overline{\text { SBUSY2 }}$ input) in the initial status [serial I/O initialization bit (bit 4 of address 034216 ) = " 0 "]. When a "L" level signal into the SbuSY2 ( or "H" on SBUSY2 ) input for 1.5 cycles or more of transfer clock, transfer clocks are output from SCLK2i $(i=1,2)$, and transmit/receive operation is started. When SBUSY2 input is driven "H" (or SBUSY2 input is driven "L") during transmit/receive operation, the transfer clock being output from SCLK2i $(i=1,2)$ remains active until after the system finishes sending or receiving the designated number of bits, without stopping the transmit/receive operation immediately. The handshake unit of the 8 -bit serial I/O is 8 bits, and that of the automatic transfer serial I/O is 8 bits.


Figure 92. Sbusy2 Input Operation (1)
When the external synchronous clock is selected, input a "H" level signal into the SBUSY2 input (or a "L" level signal into the SBUSY2 input) in the initial status[serial I/O initialization bit (bit 4 of address 034216) = "0"]. At this time, the transfer clock become invalid. The transfer clock become valid while a "L" level signal is input into the SBUSY2 input (or a "H" level signal into the SBUSY2 input) and transmit/receive operation work.
When changing the input values into the SBUSY2 (or SBUSY2) input at these operations, change them when the transfer clock input is in a " H " state. When the high-impedance of the SOUT2 output is selected by the Sout2 pin control bit (bit 6 of address 034416), the Sout2 becomes high-impedance, while a "H" level signal is input into the SBUSY2 input (or a "L" level signal into the SBUSY2 input.)


Figure 93. SBUSY2 Input Operation (2)

## (3) SBuSY2 output signal

The Sbusy2 output is a signal which requests to stop of transmission/reception to the serial transfer destination. In the automatic transfer serial I/O mode, regardless of the internal or external synchronous clock, whether the SBUSY2 output is to be output at transfer of each 1-byte data or during transfer of all data can be selected by the SBUSY2 output • SSTB2 output function select bit (bit 4 of address 034416 ). In the initial status[ serial I/O initialization bit (bit 4 of address 034216 ) $=$ " 0 " ], the status in which the SBUSY2 outputs "H" (or the SBUSY2 outputs "L").
When the internal synchronous clock is selected, in the 8-bit serial I/O mode and the automatic transfer serial I/O mode (SbUSY2 output function: each 1-byte signal is selected), the SBUSY2 output goes to "L" (or the SBUSY2 output goes to "H") before 0.5 cycle of the timing at which the transfer clock goes to " $L$ " . In the automatic transfer serial I/O mode (the SBUSY2 output function: all transfer data is selected), the SBUSY2 output goes to "L" (or the SBUSY2 output goes to "H") when the first transmit data is written into the serial I/O2 register (address 034616).


Figure 94. Sbusy2 Output Operation (1)
When the external synchronous clock is selected, the SBUSY2 output goes to "L" (or the SBUSY2 output goes to " H ") when transmit data is written into the serial I/O2 register(address 034616), regardless of the serial I/O transfer mode.
At termination of transmit/receive operation, in the 8-bit serial I/O mode, the SBUSY2 output goes to " H " (or the SBUSY2 output returns to " $L$ "), when the serial transfer status flag is set to " 0 ", regardless of whether the internal or external synchronous clock is selected. Furthermore, in the automatic transfer serial I/O mode (SbusY2 output function: each 1-byte signal is selected), the SbusY2 output goes to "H" (or the SBUSY2 output goes to " L ") each time 1-byte of receive data is written into the automatic transfer RAM.


Figure 95. Sbusy2 Output Operation (2)


Figure 96. Sbusy2 Output Operation (3)

## (4) SRDY2 output signal

The SRDY2 output is a transmit/receive enable signal which informs the serial transfer destination that transmit/receive is ready. In the initial status[serial I/O initialization bit (bit 4 of address 034216) = "0" ], the SRDY2 output goes to "L" (or the SRDY2 output goes to "H"). When the transmitted data is written to the serial I/O2 register (address 034616), the SRDY2 output goes to "H" (or the SRDY2 output goes to "L"). When a transmit/receive operation is started and the transfer clock goes to " L ", the SRDY2 output goes to "L" (or the SRDY2 output goes to "H").


Figure 97. SRDY2 Output Operation

## (5) SRDY2 input signal

The SRDY2 input is a signal for receiving a transmit/receive ready completion signal from the serial transfer destination. The SRDY2 input signal becomes valid only when the SRDY2 input and the Sbusy2 output are used.
When the internal synchronous clock is selected, input a "L" level signal into the SRDY2 input (or a "H" level signal into the $\overline{\text { SRDY2 }}$ input) in the initial status[serial I/O initialization bit (bit 4 of address 034216) = " 0 " ]. When a "H" level signal is input into the SRDY2 input (or a "L" level signal is input into the SRDY2 input) for a period of 1.5 cycles or more of transfer clock, transfer clocks are output from the ScLK2i ( $\mathrm{i}=$ 1, 2) output and a transmit/receive operation is started. When SRDY2 input is driven " $L$ " (or SRDY2 input is driven " H ") during transmit/receive operation, the transfer clock being output from SCLK2i ( $\mathrm{i}=1,2$ ) remains active until after the system finishes sending or receiving the designated number of bits, without stopping the transmit/receive operation immediately.
The handshake unit of the 8 -bit serial I/O is 8 bits, and that of the automatic transfer serial I/O is 8 bits. When the external synchronous clock is selected, the SRDY2 input becomes one of the triggers to output the SBUSY2 signal. To start a transmit/receive operation (SBUSY2 output: "L", (or SBUSY2 output: "H")), input a "H" level signal into the SRDY2 input (or a "L" level signal into the SRDY2 input,) and also write transmit data into the serial I/O2 register (address 034616).


Figure 98. SRDY2 Input Operation


Figure 99. Handshake Operation at Serial I/O2 Mutual Connecting (1)


Figure 100. Handshake Operation at Serial I/O2 Mutual Connecting (2)

## A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P 100 to P 107 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D7 16) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect Vref.
The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10 -bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8 -bit precision, the low 8 bits are stored in the even addresses.
Table 30 shows the performance of the A-D converter. Figure 101 shows the block diagram of the A-D converter, and Figures 102 and 103 show the A-D converter-related registers.

Table 30. Performance of A-D converter

| Item | Performance |
| :---: | :---: |
| Method of A-D conversion | Successive approximation (capacitive coupling amplifier) |
| Analog input voltage (Note 1) | OV to AVcc (Vcc) |
| Operating clock ¢AD (Note 2) | $\begin{array}{ll} \hline \mathrm{VCC}=5 \mathrm{~V} & \mathrm{fAD} / \text { divide-by-2 of } f \mathrm{fD} / \text { divide-by- } 4 \text { of } f \mathrm{AD}, \mathrm{fAD}=\mathrm{f}(\mathrm{XIN}) \\ \mathrm{VCC}=3 \mathrm{~V} & \text { divide-by- } \text { of } f \mathrm{fD} / \text { divide-by- } \text { of } f \mathrm{fD}, \mathrm{f} \mathrm{AD}=\mathrm{f}(\mathrm{XIN}) \\ \hline \end{array}$ |
| Resolution | 8 -bit or 10-bit (selectable) |
| Absolute precision | VCC $=5 \mathrm{~V} \quad$ - Without sample and hold function $\pm 3 \mathrm{LSB}$ <br> - With sample and hold function (8-bit resolution) $\pm 2 \mathrm{LSB}$ <br> - Without sample and hold function (10-bit resolution) $\pm 3$ LSB <br> Vcc $=3 \mathrm{~V} \quad$ - Without sample and hold function (8-bit resolution)(Note 3) $\pm 2$ LSB |
| Operating modes | One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1 |
| Analog input pins | 8pins (ANo to AN7) |
| A-D conversion start condition | - Software trigger <br> A-D conversion starts when the A-D conversion start flag changes to "1" |
| Conversion speed per pin | -Without sample and hold function <br> 8-bit resolution: 49 фAD cycles, 10-bit resolution: 59 фAD cycles <br> - With sample and hold function <br> 8-bit resolution: 28 बAD cycles, 10-bit resolution: 33 बAD cycles |

Note 1: Does not depend on use of sample and hold function.
Note 2: Without sample and hold function, set the QAD frequency to 250 kHz min.
With the sample and hold function, set the фAD frequency to 1 MHz min.
Note 3: Only mask ROM version.


Figure 101. Block diagram of A-D converter

A-D control register 0 (Note)


A-D control register 1 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is
indeterminate.

Figure 102. A-D converter-related registers (1)

A-D control register 2 (Note)


Figure 103. A-D converter-related registers (2)

## (1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 31 shows the specifications of one-shot mode. Figure 104 shows the A-D control register in one-shot mode.

Table 31. One-shot mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pin selected by the analog input pin select bit is used for one A-D conversion |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | •End of A-D conversion (A-D conversion start flag changes to "0") <br>  <br> •Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | End of A-D conversion |
| Input pin | One of ANo to AN7, as selected |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |

A-D control register 0 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

A-D control register 1 (Note)



Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 104. A-D conversion register in one-shot mode

## (2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 32 shows the specifications of repeat mode. Figure 105 shows the A-D control register in repeat mode.

Table 32. Repeat mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pin selected by the analog input pin select bit is used for repeated A-D conversion |
| Star condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | One of ANo to AN7, as selected |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |

A-D control register 0 (Note)


A-D control register 1 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversn result is indeterminate.

Figure 105. A-D conversion register in repeat mode

## (3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 33 shows the specifications of single sweep mode. Figure 106 shows the A-D control register in single sweep mode.

Table 33. Single sweep mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion |
| Start condition | Writing "1" to A-D converter start flag |
| Stop condition | •End of A-D conversion <br> (A-D conversion start flag changes to "0", except when external trigger is selected) <br> -Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | End of A-D conversion |
| Input pin | ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |



Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

A-D control register 1 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 106. A-D conversion register in single sweep mode

## (4) Repeat sweep mode 0

In repeat sweep mode 0 , the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 34 shows the specifications of repeat sweep mode 0 . Figure 107 shows the A-D control register in repeat sweep mode 0 .

Table 34. Repeat sweep mode 0 specifications

| Item | Specification |
| :--- | :--- |
| Function | The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | ANo and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or ANo to AN7 (8 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |

## A-D control register 0 (Note)



A-D control register 1 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 107. A-D conversion register in repeat sweep mode 0

## (5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 35 shows the specifications of repeat sweep mode 1. Figure 108 shows the A-D control register in repeat sweep mode 1.

Table 35. Repeat sweep mode 1 specifications

| Item | Specification |
| :--- | :--- |
| Function | All pins perform repeat sweep A-D conversion, with emphasis on the pin or <br> pins selected by the A-D sweep pin select bit <br> Example : ANo selected $->$ ANo $->$ AN1 $->$ ANo $->$ AN2 $->$ ANo $->$ AN3, etc |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | Emphasis on the pin ANo (1 pin), ANo and AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |

## A-D control register 0 (Note)



Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

## A-D control register 1 (Note)



Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 108. A-D conversion register in repeat sweep mode 1

## (a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to " 1 ". When sample and hold is selected, the rate of conversion of each pin increases. As a result, $28 \phi$ AD cycles are achieved with 8 -bit resolution and $33 \phi$ AD cycles with 10 -bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

## D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type. $D-A$ conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.
Output analog voltage $(\mathrm{V})$ is determined by a set value ( n : decimal) in the D-A register.

$$
\begin{aligned}
& V=\text { VREF } X n / 256 \text { ( } n=0 \text { to 255) } \\
& \text { VREF : reference voltage }
\end{aligned}
$$

Table 36 lists the performance of the D-A converter. Figure 109 shows the block diagram of the D-A converter. Figure 110 shows the D-A control register. Figure 111 shows the $D-A$ converter equivalent circuit.
Table 36. Performance of D-A converter

| Item | Performance |
| :--- | :--- |
| Conversion method | R-2R method |
| Resolution | 8 bits |
| Analog output pin | 2 channels |

Data bus low-order bits


Figure 109. Block diagram of D-A converter


Figure 110. D-A control register


Figure 111. D-A converter equivalent circuit

## CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ( $X^{16}+X^{12}+X^{5}+1$ ) to generate CRC code.
The CRC code is a 16 -bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.
Figure 112 shows the block diagram of the CRC circuit. Figure 113 shows the CRC-related registers. Figure 114 shows the calculation example using the CRC calculation circuit


Figure 112. Block diagram of CRC circuit

## CRC data register



CRC input register


Figure 113. CRC-related registers
(1) Setting $000016 \longrightarrow \square$

CRC data register
CRRCD
$\left[03 B D_{16}, 03 B C 16\right]$
(2) Setting 0116 $\qquad$


| CRC input register | CRCIN <br> $\left[03 B E_{16}\right]$ |
| :--- | :--- |

2 cycles
After CRC calculation is complete

CRC data register CRCD
[03BD16, 03BC16]

Stores CRC code

The code resulting from sending 0116 in LSB first mode is (10000000). Thus the CRC code in the generating polynomial, $\left(X^{16}+X^{12}+X^{5}+1\right)$, becomes the remainder resulting from dividing (10000000) $X^{16}$ by (100010000 00100001 ) in conformity with the modulo-2 operation.


Modulo-2 operation is operation that complies with the law given below.

$$
\begin{aligned}
0+0 & =0 \\
0+1 & =1 \\
1+0 & =1 \\
1+1 & =0 \\
-1 & =1
\end{aligned}
$$

$9 \vdash^{8} \vdash^{1}$
Thus the CRC code becomes (1001 00011000 1000). Since the operation is in LSB first mode, the (1001 00011000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary in the CRC operation circuit built in the M16C, switch between the LSB side and the MSB side of the input-holding bits, and carry out the CRC operation. Also switch between the MSB and LSB of the result as stored in CRC data
(3) Setting 2316


CRC input register CRCIN [03BE16]

After CRC calculation is complete


CRC data register CRCD [03BD16, 03BC16]

Stores CRC code

Figure 114. Calculation example using the CRC calculation circuit

## Programmable I/O Ports

There are 48 programmable I/O ports: P3, P4 and P7 to P10. Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set.
P3 and P40 to P43 are high-breakdown-voltage, P-channel open drain outputs, and have no built-in pulldown resistance.
Figures 115, 116 show the programmable I/O ports.
Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.
To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

## (1) Direction registers

Figure 117 shows the direction registers.
These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

## (2) Port registers

Figure 118 shows the port registers.
These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

## (3) Pull-up control registers

Figure 119 shows the pull-up control registers.
The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.
Note: P3, P40 to P43 have no built-in pull-up resistance, because of these pin's are high-breakdownvoltage, P-channel open drain outputs.

## Exclusive High-breakdown-voltage Output Ports

There are 40 exclusive output Ports: P0 to P2, P5 and P6.
All ports have structure of high-breakdown-voltage P-channel open drain output. Exclusive output ports except P2 have built-in pull-down resistance.
Figure UA-1 shows the configuration of the exclusive high-breakdown-voltage output ports.

P0o to P07, P1o to P17, P50 to P57, P60 to P67, (inside dotted-line included)
P20 to P27
(inside dotted-line not included)


P3o to P37, P4o to P43


P70 to P72, P80 to P85, P87, P93 (inside dotted-line included)
P86
(inside dotted-line not included)


P44, P92, P94


Figure 115. Programmable I/O ports (1)

P45 to P47, P73 to P77
P90, P91, P95


P100 to P107


## P96

(inside dotted-line included)
P97
(inside dotted-line not included)

Data
bus


Figure 116. Programmable I/O ports (2)

## Port Pi direction register



Figure 117. Direction register

## Port Pi register



Figure 118. Port register

## Pull-up control register 0



Pull-up control register 1


Figure 119. Pull-up control register

Table 37. Example connection of unused pins

| Pin name | Connection |
| :--- | :--- |
| Ports P3, P4, P7 to P10 | Specify output mode, and leave these pins open; <br> or specify input mode, and connect to Vss via resistor (pull-down) |
| Ports P0 to P2, P5, P6 | Leave these pins open |
| Xout (Note 1), VEE | Open |
| AVcc | Connect to Vcc (Note 2) |
| AVss, VREF | Connect to Vss (Note 2) |
| CNVss | Connect to Vss via resistor |

Note 1: With external clock input to XIN pin.
Note 2: Connect a bypass capacitor.


Note 1: Connect a bypass capacitor.
Figure 120. Example connection of unused pins

## Power Dissipation Calculating Method

(Fixed number depending on microcomputer's standard)

- VoH output fall voltage of high-breakdown port

2 V (max.); | Current value | = at 18 mA

- Resistor value $=68 \mathrm{k}$ (min.)
- Power dissipation of internal circuit (CPU, ROM, RAM etc.) $=5 \mathrm{~V}$ X $38 \mathrm{~mA}=190 \mathrm{~mW}$


## (Fixed number depending on use condition)

- Apply voltage to Vee pin: Vcc - 50 V
- Timing number a ; digit number b ; segment number c
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: d
- All segment number during repeat cycle: e (=a X c)
- Total number of built-in resistor: for digit; f, for segment; g
- Digit pin current value h (mA)
- Segment pin current value i (mA)
(1) Digit pin power dissipation
\{h X b X (1-Toff / Tdisp) X voltage $\}$ / a
(2) Segment pin power dissipation
$\{i \times d X(1-T o f f / T d i s p) X$ voltage $\} / a$
(3) Pull-down resistor power dissipation (digit)
\{power dissipation per 1 digit X ( $\mathrm{b} \times \mathrm{f} / \mathrm{b}$ ) X (1-Toff / Tdisp) \} / a
(4) Pull-down resistor power dissipation (segment)
\{power dissipation per 1 segment $X(\mathrm{~d} \times \mathrm{g} / \mathrm{c}) \mathrm{X}$ (1-Toff / Tdisp) \} / a
(5) Internal circuit power dissipation (CPU, ROM, RAM etc.) $=190 \mathrm{~mW}$
$(1)+(2)+(3)+(4)+(5)=\underline{\underline{X W}}$


## Power Dissipation Calculating example 1

Fixed number depending on microcomputer's standard

- VoH output fall voltage of high-breakdown port

2 V (max.); | Current value | = at 18 mA

- Resistor value $68 \mathrm{k} \Omega$ (min.)
- Power dissipation of internal circuit (CPU, ROM, RAM etc.) $=5 \mathrm{~V}$ X $38 \mathrm{~mA}=190 \mathrm{~mW}$

Fixed number depending on use condition

- Apply voltage to VEe pin: Vcc - 50 V
- Timing number 17; digit number 16; segment number 20
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: 31
- All segment number during repeat cycle: 340 (= 17 X 20)
- Total number of built-in resistor: for digit; 16, for segment; 20
- Digit pin current value: 18 (mA)
- Segment pin current value: 3 (mA)
(1) Digit pin power dissipation
$\{18 \times 16 \times(1-1 / 16) \times 2\} / 17=31.77 \mathrm{~mW}$
(2) Segment pin power dissipation
$\{3 \times 31 \times(1-1 / 16) \times 2\} / 17=10.26 \mathrm{~mW}$
(3) Pull-down resistor power dissipation (digit)
$(50-2)^{2} / 68 \times(16 \times 16 / 16) \times(1-1 / 16) / 17=29.90 \mathrm{~mW}$
(4) Pull-down resistor power dissipation (segment)
$(50-2)^{2} / 68 \times(31 \times 20 / 20) \times(1-1 / 16) / 17=57.93 \mathrm{~mW}$
(5) Internal circuit power dissipation (CPU, ROM, RAM etc.) $=190.00 \mathrm{~mW}$
$(1)+(2)+(3)+(4)+(5)=\underline{\underline{319.86 \mathrm{~mW}}}$


Figure 121. Digit timing waveform (1)

## Power Dissipation Calculating example 2(when 2 or more digit is turned ON at same time)

Fixed number depending on microcomputer's standard

- VoH output fall voltage of high-breakdown port

2 V (max.); | Current value | = at 18 mA

- Resistor value $68 \mathrm{k} \Omega$ (min.)
- Power dissipation of internal circuit (CPU, ROM, RAM etc.) $=5 \mathrm{~V}$ X $38 \mathrm{~mA}=190 \mathrm{~mW}$


## Fixed number depending on use condition

- Apply voltage to VEe pin: Vcc - 50 V
- Timing number 11; digit number 12; segment number 24
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: 114
- All segment number during repeat cycle: 264 (= 11 X 24)
- Total number of built-in resistor: for digit; 10, for segment; 22
- Digit pin current value: 18 (mA)
- Segment pin current value: 3 (mA)
(1) Digit pin power dissipation
$\{18 \times 12 \times(1-1 / 16) \times 2\} / 11=36.82 \mathrm{~mW}$
(2) Segment pin power dissipation
$\{3 \times 114 \times(1-1 / 16) \times 2\} / 11=58.30 \mathrm{~mW}$
(3) Pull-down resistor power dissipation (digit)
$(50-2)^{2} / 68 \times(12 \times 10 / 12) \times(1-1 / 16) / 11=28.88 \mathrm{~mW}$
(4) Pull-down resistor power dissipation (segment)

$$
(50-2)^{2} / 68 \times(114 \times 22 / 24) \times(1-1 / 16) / 11=301.77 \mathrm{~mW}
$$

(5) Internal circuit power dissipation (CPU, ROM, RAM etc.) $=190.00 \mathrm{~mW}$
$(1)+(2)+(3)+(4)+(5)=615.77 \mathrm{~mW}$ (There is a limit of use temperature)


Figure 122. Digit timing waveform (2)

## Power Dissipation Calculating example 3

(when 2 or more digit is turned ON at same time, and used Toff invalid function)
Fixed number depending on microcomputer's standard

- VoH output fall voltage of high-breakdown port 2 V (max.); | Current value |= at 18 mA
- Resistor value $68 \mathrm{k} \Omega$ (min.)
- Power dissipation of internal circuit (CPU, ROM, RAM etc.) $=5 \mathrm{~V}$ X $38 \mathrm{~mA}=190 \mathrm{~mW}$

Fixed number depending on use condition

- Apply voltage to VEE pin: Vcc - 50 V
- Timing number 11; digit number 12; segment number 24
- Ratio of Toff time corresponding Tdisp time: 1/16
- Turn ON segment number during repeat cycle: 114 ( for Toff invalid waveform;50)
- All segment number during repeat cycle: 264 (= 11 X 24)
- Total number of built-in resistor: for digit; 10, for segment; 22
- Digit pin current value: 18 (mA)
- Segment pin current value: 3 (mA)
(1) Digit pin power dissipation
$[\{18 \times 10 \times(1-1 / 16) \times 2\}+\{18 \times 2 \times 2\}] / 11=37.23 \mathrm{~mW}$
(2) Segment pin power dissipation
$[\{3 \times 64 \times(1-1 / 16) \times 2\}+\{3 \times 50 \times 2\}] / 11=60.00 \mathrm{~mW}$
(3) Pull-down resistor power dissipation (digit)
$\left[\left\{(50-2)^{2} / 68 \times(10 \times 10 / 12) \times(1-1 / 16)\right\}+\left\{(50-2)^{2} / 68 \times(2 \times 10 / 12)\right\}\right] / 11=29.20 \mathrm{~mW}$
(4) Pull-down resistor power dissipation (segment)
$\left[\left\{(50-2)^{2} / 68 \times(64 \times 22 / 24) \times(1-1 / 16)\right\}+\left\{(50-2)^{2} / 68 \times(50 \times 22 / 24)\right\}\right] / 11=310.59 \mathrm{~mW}$
(5) Internal circuit power dissipation (CPU, ROM, RAM etc.) $=190.00 \mathrm{~mW}$
$(1)+(2)+(3)+(4)+(5)=627.02 \mathrm{~mW}$ (There is a limit of use temperature)


Figure 123. Digit timing waveform (3)

Table 38. Absolute maximum ratings

| Symbol | Parameter | Condition | Standard | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | - 0.3 to 6.5 | V |
| AVcc | Analog supply voltage |  | - 0.3 to 6.5 | V |
| Vee | Pull-down supply voltage |  | $\mathrm{Vcc}-50$ to Vcc+0.3V | V |
| VI | Input voltage RESET, CNVss, <br> P44 to P47, P70 to P77, P80 to P87, P9o to P97, P10o to P107, <br> Vref, Xin |  | - 0.3 to Vcc +0.3 <br> (Note) | V |
| VI | Input voltage P30 to P37, P40 to P43 |  | Vcc - 50 to Vcc+0.3 | V |
| Vo | Output voltage P 0 o to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , P30 to P37, P4o to P43, P50 to P57, P60 to P67 |  | Vcc - 50 to Vcc+0.3 | V |
| Vo | Output voltage P 44 to $\mathrm{P} 47, \mathrm{P} 70$ to $\mathrm{P} 77, \mathrm{P} 80$ to P 87 , P9o to P97, P100 to P107, Xout |  | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | Ta=-20 to $60{ }^{\circ} \mathrm{C}$ | 750 | mW |
|  |  | $\mathrm{Ta}=60$ to $85{ }^{\circ} \mathrm{C}$ | 750-12 X (Ta-60) | mW |
| Topr | Operating ambient temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 150 | C |

Note 1: When writing to flash, only CNVss is -0.3 to $13(\mathrm{~V})$.
Table 39. Recommended operating conditions (referenced to $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V at $\mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified) (Note)

| Symbol | Parameter |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ. | Max. |  |
| Vcc | Supply voltage |  | 2.7(Note1) | 5.0 | 5.5 | V |
| AVcc | Analog supply voltage |  |  | Vcc |  | V |
| Vss | Supply voltage |  |  | 0 |  | V |
| AVss | Analog supply voltage |  |  | 0 |  | V |
| Vee | Pull-down supply voltage |  | Vcc-48 |  | Vcc | V |
| VIH | HIGH input voltage | P70 to P77, P80 to P87, P9o to P97, P100 to P107, XIN, RESET, CNVss | 0.8 Vcc |  | Vcc | V |
| VIH | HIGH input voltage | P44 to P47 | 0.50 Vcc |  | Vcc | v |
| VIH | HIGH input voltage | P 30 to P37, P40 to P43 | 0.52 Vcc |  | Vcc | v |
| $\mathrm{V}_{\text {IL }}$ | LOW input voltage | P7o to P77, P80 to P87, P9o to P97, P10o to P107, <br> XIN, RESET, CNVss | 0 |  | 0.2 Vcc | V |
| $\mathrm{V}_{\text {IL }}$ | LOW input voltage | P3o to P37, P40 to P43 | 0 |  | 0.16 Vcc | V |
| $\mathrm{V}_{\text {IL }}$ | LOW input voltage | P44 to P47 | 0 |  | 0.16 Vcc | V |

Note: Vcc $=4.0 \mathrm{~V}$ to 5.5 V in flash memory version.

Table 40. Recommended operating conditions (referenced to $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V at $\mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified) (Note 6)

| Symbol | Parameter |  |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ. | Max. |  |
| IOH (peak) | HIGH total peak output current (Note 1) | P 00 to $\mathrm{P} 07, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to P 67 |  |  |  | -240 | mA |
| $\mathrm{IOH}_{\text {(peak }}$ | HIGH total peak output current (Note 1) | P 10 to P17, P2o to P27, P30 to P37, P4o to P43 |  |  |  | -240 | mA |
| IOH (peak) | HIGH total peak output current (Note 1) | P 44 to $\mathrm{P} 47, \mathrm{P} 70$ to $\mathrm{P} 77, \mathrm{P} 80$ to P 85 |  |  |  | -80 | mA |
| IOH (peak) | HIGH total peak output current (Note 1) | $\mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 90$ to $\mathrm{P} 97, \mathrm{P} 10$ to P 107 |  |  |  | -80 | mA |
| IOL (peak) | LOW total peak output current (Note 1) | P 44 to P47, P70 to P77, P80 to P85 |  |  |  | 80 | mA |
| IOL (peak) | LOW total peak output current (Note 1) | P86, P87, P9o to P97, P10 to P107 |  |  |  | 80 | mA |
| $\mathrm{IOH}_{\text {(avg) }}$ | HIGH total average output current (Note 1) | P 00 to $\mathrm{P} 07, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to P 67 |  |  |  | -120 | mA |
| IOH (avg) | HIGH total average output current (Note 1) | P 10 to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P37, P4o to P43 |  |  |  | -120 | mA |
| IOH (avg) | HIGH total average output current (Note 1) | P 44 to P47, P70 to P77, P80 to P85 |  |  |  | -40 | mA |
| $\mathrm{IOH}_{\text {(avg) }}$ | HIGH total average output current (Note 1) | $\mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 90$ to $\mathrm{P9} 9, \mathrm{P} 10$ to P 107 |  |  |  | -40 | mA |
| IOL (avg) | LOW total average output current (Note 1) | P 44 to $\mathrm{P} 47, \mathrm{P} 70$ to $\mathrm{P} 77, \mathrm{P} 80$ to P 85 |  |  |  | 40 | mA |
| IOL (avg) | LOW total average output current (Note 1) | $\mathrm{P} 86, \mathrm{P} 87, \mathrm{P9}$ o to P97, P100 to P107 |  |  |  | 40 | mA |
| $\mathrm{IOH}_{\text {(peak) }}$ | HIGH peak output current (Note 2) | P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 2$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , P40 to P43, P50 to P57, P60 to P67 |  |  |  | -40 | mA |
| $\mathrm{IOH}_{\text {(peak) }}$ | HIGH peak output current (Note 2) | P44 to P47, P7o to P77, P80 to P87 P9o to P97, P100 to P107 |  |  |  | -10 | mA |
| 1 OL (peak) | LOW peak output current (Note 2) | P44 to P47, P7o to P77, P80 to P87 P9o to P97, P100 to P107 |  |  |  | 10 | mA |
| IOH (avg) | HIGH average output current (Note 3) | P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , P4o to P43, P50 to P57, P60 to P67 |  |  |  | -18 | mA |
| $\mathrm{IOH}_{\text {(avg) }}$ | HIGH average output current (Note 3) | P44 to P47, P7o to P77, P80 to P87 P9o to P97, P100 to P107 |  |  |  | -5 | mA |
| IOL (avg) | LOW average output current (Note 3) | P44 to P47, P70 to P77, P80 to P87 P9o to P97, P10o to P107 |  |  |  | 5 | mA |
|  | Main clock input oscillation frequency (Note 4, 7) |  | $\mathrm{Vcc}=4.0 \mathrm{~V}$ to 5.5 V | 0 |  | 10 | MHz |
| $f(X I N)$ |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 4.0V | 0 |  | $5 \times \mathrm{Vcc}-10$ | MHz |
| $f\left(\mathrm{XCIN}^{\text {) }}\right.$ | Sub clock oscillation frequency (Note 4, 5) |  |  |  | 32.768 | 50 | kHz |

Note 1: The total output current is the sum of all the currents through the applicable ports. The total average value measured over 100 ms . The total peak current is the peak of all the currents.
Note 2: The peak output current is the peak current flowing in each port.
Note 3: The average output current in an average value measured over 100 ms .
Note 4: When the oscillating frequency has a duty cycle of $50 \%$.
Note 5: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that $f(X C I N)<f(X I N) / 3$.
Note 6: Vcc=4.0V to 5.5 V in flash memory version.
Note 7: Relationship between main clock oscillation frequency and supply voltage.


Supply voltage[V] (BCLK: no division)

Table 41. Electrical characteristics (referenced to $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$,
$f\left(\mathrm{X}_{\mathrm{IN}}\right)=10 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter |  |  | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vон | HIGH output voltage | P0o to P07,P10 to P17,P20 to P27, P30 to P37,P40 to P43,P50 to P57, P60 to P67 |  |  | $\mathrm{IOH}=-18 \mathrm{~mA}$ | 3.5 |  |  | V |
|  |  |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 4.5 |  |  |  |  |
| Vor | HIGH output voltage | $\begin{aligned} & \text { P44 to P47,P7o to } \\ & \text { P9o to P97,P100 } \end{aligned}$ | $\begin{aligned} & \text { P77,P80 to P87, } \\ & \text { P107 } \end{aligned}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 3.0 |  |  | V |  |
| Vor | HIGH output voltage | Xout | HIGH POWER | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 3.0 |  |  | V |  |
|  |  |  | LOW POWER | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | 3.0 |  |  |  |  |
| Vol | LOW output voltage | $\begin{aligned} & \text { P44 to P47,P70 to P77,P80 to P87, } \\ & \text { P9o to P97,P100 to P107 } \end{aligned}$ |  | $\mathrm{loL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |  |
| Vol | LOW output voltage | Xout | HIGH POWER | $\mathrm{loL}=1 \mathrm{~mA}$ |  |  | 2.0 | V |  |
|  |  |  | LOW POWER | $\mathrm{l} \mathrm{L}=0.5 \mathrm{~mA}$ |  |  | 2.0 |  |  |
| $\mathrm{V}_{\text {T+ }} \mathrm{V}_{\text {T- }}$ | Hysteresis TAOin to TA4in, TBOin to TB2in, $\overline{\mathrm{INTo}}$ to $\overline{\mathrm{NTT}}, \overline{\mathrm{CTS} 0}, \overline{\mathrm{CTS}} 1$, CLKo,CLK1,SRDY2in,SBSY2in, SIN2,SCLK21,SCLK22,RxD0, RxD1 |  |  |  | 0.2 |  | 0.8 | V |  |
|  | Hysteresis | RESET |  |  | 0.2 |  | 1.8 | V |  |
| ІІн | HIGH input current | P44 to P47,P70 to P77,P80 to P87, P9o to P97,P100 to P107, XIN, $\overline{R E S E T}, \mathrm{CNV}$ ss |  | V I $=5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |  |
| IIH | P30 to P37,P40 to P43(Note 1) |  |  | V I $=5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |  |
| IIL | LOW input current | P 44 to $\mathrm{P} 47, \mathrm{P} 70$ to $\mathrm{P} 77, \mathrm{P} 80$ to P 87 , P9o to P97,P100 to P107, <br> XIN, $\overline{R E S E T}, \mathrm{CNV}$ ss |  | V I $=0 \mathrm{~V}$ |  |  | - 5.0 | $\mu \mathrm{A}$ |  |
| IIL |  | P30 to P37,P40 to P43(Note1) |  | V I $=0 \mathrm{~V}$ |  |  | - 5.0 | $\mu \mathrm{A}$ |  |
| Rpullup | Pull-up resistance | P44 to P47,P70 to P77, P80 to P87,P9o to P97, P10o to P107 |  | V I $=0 \mathrm{~V}$ | 30.0 | 50.0 | 167.0 | k $\Omega$ |  |
| Rpulld | Pull-down resistance | P0o to $\mathrm{P} 07, \mathrm{P} 10$ to P 17 , P50 to P57,P60 to P67 |  | Vee=Vcc - 48V,Vol=Vcc Output transistors "off" | 68 | 80 | 120 | k $\Omega$ |  |
| ILEAK | Output leak current | P0 to P07,P10 to P17, P 20 to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , P40 to P44,P50 to P57, P60 to P67 |  | Vee=Vcc-48V,VoL=Vcc - 48V Output transistors "off" |  |  | - 10 | $\mu \mathrm{A}$ |  |
| Rfxin | Feedback resistance XIN |  |  |  |  | 1.0 |  | $\mathrm{M} \Omega$ |  |
| RtxClin | Feedback resistance X CIIN |  |  |  |  | 6.0 |  | $\mathrm{M} \Omega$ |  |
| Vram | RAM retention voltage |  |  | When clock is stopped | 2.0 |  |  | V |  |
| Icc | Power supply current (Note 3) |  | The output pins are open and other pins are Vss | $\begin{aligned} & f(\mathrm{XIN})=10 \mathrm{MHz} \\ & \text { Square wave, no division } \end{aligned}$ |  | 19.0 | 38.0 | mA |  |
|  |  |  | $\begin{aligned} & \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz} \\ & \text { Square wave, } 8 \text { division } \end{aligned}$ |  | 4.2 |  | mA |  |  |
|  |  |  | $\begin{aligned} & \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz} \\ & \text { Square wave (Note2) } \end{aligned}$ |  | 90.0 |  | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}$ <br> When a WAIT instruction is executed (Note2) |  | 4.0 |  | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { when clock is stopped } \end{aligned}$ |  |  | 1.0 | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\mathrm{Ta}=85{ }^{\circ} \mathrm{C}$ when clock is stopped |  |  | 20.0 |  |  |  |

Note 1: Except when reading ports P3, P40 to P43.
Note 2: Fixed XCIN-Xcout drive capacity select bit to "HIGH" and XIN pin to "H" level.
Note 3: This contains an electric current to flow into AVcc pin.

Table 42. A-D conversion characteristics (referenced to $\mathrm{V}_{\mathrm{cc}}=\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}\left(\mathrm{X}_{\mathrm{Is})}\right)=10 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter |  | Measuring condition |  |  | andar |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {cc }}$ |  |  |  | 10 | Bits |
| - | Absolute accuracy | Sample \& hold function not available | $V_{\text {REF }}=\mathrm{VCC}=5 \mathrm{~V}$ |  |  |  | $\pm 3$ | LSB |
|  |  | Sample \& hold function available(10bit) | $\begin{aligned} & \text { VREF }=\mathrm{VCC} \\ & =5 \mathrm{~V} \end{aligned}$ | ANo to AN7 input |  |  | $\pm 3$ | LSB |
|  |  | Sample \& hold function available(8bit) | V REF $=\mathrm{VCC}=5 \mathrm{~V}$ |  |  |  | $\pm 2$ | LSB |
| Rladder | Ladder resistance |  | $\mathrm{V}_{\text {ref }}=\mathrm{Vcc}^{\text {c }}$ |  | 10 |  | 40 | k $\Omega$ |
| tconv | Conversion time(10bit) |  |  |  | 3.3 |  |  | $\mu \mathrm{S}$ |
| tconv | Conversion time (8bit) |  |  |  | 2.8 |  |  | $\mu \mathrm{s}$ |
| tsamp | Sampling time |  |  |  | 0.3 |  |  | $\mu \mathrm{S}$ |
| Vref | Reference voltage |  |  |  | 2 |  | Vcc | V |
| VIA | Analog input voltage |  |  |  | 0 |  | VREF | V |

Table 43. D-A conversion characteristics (referenced to $V_{C C}=5 \mathrm{~V}, V_{s S}=A V S S=0 V, V_{\text {REF }}=5 \mathrm{~V}$
at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=10 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |  |
| :--- | :--- | :--- | ---: | ---: | ---: | :---: |
|  |  |  | Min. | Typ. |  |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy |  |  |  | 1.0 | $\%$ |
| tsu | Setup time |  |  |  | 3 | $\mu \mathrm{~s}$ |
| Ro | Output resistance |  | 4 | 10 | 20 | $\mathrm{k} \Omega$ |
| Ivref | Reference power supply input current | (Note) |  |  | 1.5 | mA |

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".
The A-D converter's ladder resistance is not included.
Also, when the Vref is unconnected at the A-D control register, IVREF is sent.

Timing requirements (referenced to $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=\mathbf{2 5 ^ { \circ }}{ }^{\circ}$ unless otherwise specified)
Table 44. External clock input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time | 100 |  | ns |
| tw $(\mathrm{H})$ | External clock input HIGH pulse width | 40 |  | ns |
| tw(L) | External clock input LOW pulse width | 40 |  | ns |
| tr | External clock rise time |  | 15 | ns |
| tf | External clock fall time |  | 15 | ns |

Switching characteristics (referenced to $\mathrm{Vcc}=\mathbf{5 V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

Table 45. High-breakdown voltage p-channel open-drain output port

| Symbol | Parameter | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tr(Pch-strg) | P-channel high-breakdown voltage output rising time (Note 1) | $\begin{aligned} & \hline C L=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{EE}=\mathrm{Vcc}}-43 \mathrm{~V} \end{aligned}$ |  | 55 |  | ns |
| tr(Pch-weak) | P-channel high-breakdown voltage output rising time (Note 2) | $\begin{aligned} & \text { CL=100pF } \\ & \text { VeE=Vcc - } 43 \mathrm{~V} \end{aligned}$ |  | 1.8 |  | $\mu \mathrm{s}$ |

Note 1: When bit 7 of the FLDC mode register (address 035016) is at " 0 ".
Note 2: When bit 7 of the FLDC mode register (address 035016) is at " 1 ".


Figure 124. Circuit for measuring output switching characteristics

Timing requirements (referenced to $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)
Table 46. Timer A input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAis input cycle time | 100 |  | ns |
| tw(TAH) | TAils input HIGH pulse width | 40 |  | ns |
| tw(TAL) | TAiln input LOW pulse width | 40 |  | ns |

Table 47. Timer A input (gating input in timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | 400 |  | ns |
| tw(TAH) | TAiIN input HIGH pulse width | 200 |  | ns |
| tw(TAL) | TAis input LOW pulse width | 200 |  | ns |

Table 48. Timer A input (external trigger input in one-shot timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAils input cycle time | 200 |  | ns |
| tw(TAH) | TAis input HIGH pulse width | 100 |  | ns |
| tw(TAL) | TAils input LOW pulse width | 100 |  | ns |

Table 49. Timer A input (external trigger input in pulse width modulation mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tw}(\mathrm{TAH})$ | TAiin input HIGH pulse width | 100 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAiin input LOW pulse width | 100 |  | ns |

Table 50. Timer A input (up/down input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 2000 |  | ns |
| tw(UPH) | TAiout input HIGH pulse width | 1000 |  | ns |
| tw(UPL) | TAiout input LOW pulse width | 1000 |  | ns |
| tsu(UP-TIN) | TAiout input setup time | 400 |  | ns |
| th(Tin-UP) | TAiout input hold time | 400 |  | ns |

Timing requirements (referenced to $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)
Table 51. Timer B input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time (counted on one edge) | 100 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width (counted on one edge) | 40 |  | ns |
| tw(TBL) | TBiin input LOW pulse width (counted on one edge) | 40 |  | ns |
| tc(TB) | TBiin input cycle time (counted on both edges) | 200 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width (counted on both edges) | 80 |  | ns |
| tw(TBL) | TBiin input LOW pulse width (counted on both edges) | 80 |  | ns |

Table 52. Timer B input (pulse period measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time | 400 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width | 200 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 200 |  | ns |

Table 53. Timer B input (pulse width measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time | 400 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width | 200 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 200 |  | ns |

Table 54. Serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 |  | ns |
| tw(CKH) | CLKi input HIGH pulse width | 100 |  | ns |
| tw(CKL) | CLKi input LOW pulse width | 100 |  | ns |
| td(C-Q) | TxDi output delay time |  | 80 | ns |
| th(C-Q) | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 30 |  | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{D})$ | RxDi input hold time | 90 |  | ns |

Table 55. External interrupt INTi inputs

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH $)$ | $\overline{\text { INTi input HIGH pulse width }}$ | 250 |  | ns |
| tw(INL) | $\overline{\mathrm{INTi}}$ input LOW pulse width | 250 |  | ns |

Table 56. Automatic transfer serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(SCLK) | Serial I/O clock input cycle time | 0.95 |  | $\mu \mathrm{s}$ |
| twh(SCLK) | Serial I/O clock input HIGH pulse width | 400 |  | ns |
| twL(SCLK) | Serial I/O clock input LOW pulse width | 400 |  | ns |
| tsu(SCLK-SIN) | Serial I/O input setup time | 200 |  | ns |
| th(SCLK-SIN) | Serial I/O input hold time | 200 |  | ns |



Table 57. Electrical characteristics (referenced to $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$,
$f(X i s)=5 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter |  |  | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VoH | HIGH output P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27, <br> voltage P 3 to $\mathrm{P} 37, \mathrm{P} 4$ to $\mathrm{P} 43, \mathrm{P} 50$ to P 57, <br>  P 60 to P 67 |  |  |  | $\mathrm{IOH}=-18 \mathrm{~mA}$ | 1.5 |  |  | V |
|  |  |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2.5 |  |  |  |  |
| Vor | HIGH output voltage | $\begin{aligned} & \mathrm{P} 44 \text { to } \mathrm{P} 47, \mathrm{P} 70 \text { to } \\ & \mathrm{P} 90 \text { to } \mathrm{P} 97, \mathrm{P} 100 \end{aligned}$ | $\begin{aligned} & \text { 77,P80 to P87, } \\ & \text { P107 } \end{aligned}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.5 |  |  | V |  |
| VOH | HIGH output voltage | Xout | HIGH POWER | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | 2.5 |  |  | V |  |
|  |  |  | LOW POWER | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 2.5 |  |  |  |  |
| Vol | LOW output voltage | P44 to P47, P70 to P77, P80 to P87, P9o to P97, P100 to P107 |  | $\mathrm{IOL}=1 \mathrm{~mA}$ |  |  | 0.5 | V |  |
| Vol | LOW output voltage | Xout | HIGH POWER | $\mathrm{IOL}=0.1 \mathrm{~mA}$ |  |  | 0.5 | V |  |
|  |  |  | LOW POWER | $\mathrm{IOL}=50 \mu \mathrm{~A}$ |  |  | 0.5 |  |  |
|  |  |  |  |  | 0.2 |  | 0.8 | V |  |
|  | Hysteresis | RESET |  |  | 0.2 |  | 1.8 | V |  |
| IIH | HIGH input current | P44 to P47, P70 to P77, P80 to P87, P9o to P97, P100 to P107, <br> Xin, RESET, CNVss |  | $\mathrm{V}=3 \mathrm{~V}$ |  |  | 4.0 | $\mu \mathrm{A}$ |  |
| IIH | P 30 to P37, P40 to P43(Note 1) |  |  | $\mathrm{V}=3 \mathrm{~V}$ |  |  | 4.0 | $\mu \mathrm{A}$ |  |
| IIL | LOW input current | P44 to P47, P70 to P77, P80 to P87, P9o to P97, P100 to P107, XIn, $\overline{R E S E T}, \mathrm{CNV} s \mathrm{~s}$ |  | V I $=0 \mathrm{~V}$ |  |  | -4.0 | $\mu \mathrm{A}$ |  |
| IIL | P30 to P37, P40 to P43(Note 1) |  |  | $\mathrm{V}=0 \mathrm{~V}$ |  |  | -4.0 | $\mu \mathrm{A}$ |  |
| Rpullup | Pull-up resistance | P44 to P47,P70 to P77, P8o to P87,P9o to P97, P100 to P107 |  | $\mathrm{V}=0 \mathrm{~V}$ | 66.0 | 120.0 | 500.0 | $k \Omega$ |  |
| Rpulld | Pull-down resistance | P00 to P07, P1o to P17, P50 to P57, P6 to P67 |  | Vee=Vcc-48V,Vol=Vcc Output transistors "off" | 68 | 80 | 120 | $k \Omega$ |  |
| ILEAK | Output leak current | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to P 17 , P2o to P27, P3o to P37, P4o to P44, P50 to P57, P60 to P67 |  | VEE=Vcc - 48V,Vol=Vcc - 48V <br> Output transistors "off" |  |  | -10 | $\mu \mathrm{A}$ |  |
| Rfxin | Feedback resistance XIN |  |  |  |  | 3.0 |  | $\mathrm{M} \Omega$ |  |
| RfxCIn | Feedback resistance X CIN |  |  |  |  | 10.0 |  | $\mathrm{M} \Omega$ |  |
| Vram | RAM retention voltage |  |  | When clock is stopped | 2.0 |  |  | V |  |
| Icc | Power supply current (Note 3) |  | The output pins are open and other pins are Vss | $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$ <br> Square wave, no division |  | 6.0 | 15.0 | mA |  |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$ <br> Square wave, 8 division |  | 1.6 |  | mA |  |  |
|  |  |  | $\begin{aligned} & \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz} \\ & \text { Square wave } \\ & \hline \end{aligned}$ |  | 50.0 |  | $\mu \mathrm{A}$ |  |  |
|  |  |  | $f(\mathrm{XCIN})=32 \mathrm{kHz}$ <br> When a WAITinstruction is executed. Oscillation capacity High (Note2) |  | 2.8 |  | $\mu \mathrm{A}$ |  |  |
|  |  |  | $f(\mathrm{XCIN})=32 \mathrm{kHz}$ <br> When a WAIT instruction is executed. Oscillation capacity Low (Note2) |  | 0.9 |  | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> when clock is stopped |  |  | 1.0 | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=85{ }^{\circ} \mathrm{C} \\ & \text { when clock is stopped } \end{aligned}$ |  |  | 20.0 |  |  |  |

Note 1: Except when reading ports P3, P40 to P43.
Note 2: With one timer operated using fc32.
Note 3: This contains an electric current to flow into AVcc pin.

Table 58. A-D conversion characteristics (referenced to $\mathrm{V}_{\mathrm{cc}}=\mathrm{AV} \mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\text {ReF }}=3 \mathrm{~V}$, $\mathrm{Vss}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Ss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}\left(\mathrm{X}_{\mathrm{N}}\right)=5 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max |  |
| - | Resolution | Vref = Vcc |  |  | 10 | Bits |
| - | Absolute accuracy Sample \& hold function not available (8 bit) | VREF $=$ VcC $=3 \mathrm{~V}$, ¢AD $=\mathrm{f}(\mathrm{XIN}) / 2$ |  |  | $\pm 2$ | LSB |
| Rladder | Ladder resistance | Vref $=$ Vcc | 10 |  | 40 | k $\Omega$ |
| tconv | Conversion time (8bit) |  | 14.0 |  |  | $\mu \mathrm{s}$ |
| Vref | Reference voltage |  | 2.7 |  | Vcc | V |
| VIA | Analog input voltage |  | 0 |  | Vref | V |

Table 59. D-A conversion characteristics (referenced to $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=3 \mathrm{~V}$
at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=5 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy |  |  |  | 1.0 | \% |
| tsu | Setup time |  |  |  | 3 | $\mu \mathrm{s}$ |
| Ro | Output resistance |  | 4 | 10 | 20 | $\mathrm{k} \Omega$ |
| IVReF | Reference power supply input current | (Note) |  |  | 1.0 | mA |

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to " 0016 ".
The A-D converter's ladder resistance is not included.
Also, when the Vref is unconnected at the A-D control register, IVREF is sent.

Timing requirements (referenced to $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

Table 60. External clock input

| Symbol |  | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time | 200 |  | ns |
| $\mathrm{tw}(\mathrm{H})$ | External clock input HIGH pulse width | 85 |  | ns |
| $\mathrm{tw}(\mathrm{L})$ | External clock input LOW pulse width | 85 |  | ns |
| tr | External clock rise time |  | 18 | ns |
| tf | External clock fall time |  | 18 | ns |

Timing requirements (referenced to $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

Table 61. Timer A input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAils input cycle time | 150 |  | ns |
| tw(TAH) | TAiIs input HIGH pulse width | 60 |  | ns |
| tw(TAL) | TAiln input LOW pulse width | 60 |  | ns |

Table 62. Timer A input (gating input in timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAis input cycle time | 600 |  | ns |
| tw(TAH) | TAils input HIGH pulse width | 300 |  | ns |
| tw(TAL) | TAils input LOW pulse width | 300 |  | ns |

Table 63. Timer A input (external trigger input in one-shot timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}_{\mathrm{c}(\mathrm{TA})}$ | TAiin input cycle time | 300 |  | ns |
| $\mathrm{tw}_{\mathrm{w}(\mathrm{TAH})}$ | TAiin input HIGH pulse width | 150 |  | ns |
| $\mathrm{tw}_{\mathrm{w}(\mathrm{TAL})}$ | TAiin input LOW pulse width | 150 |  | ns |

Table 64. Timer A input (external trigger input in pulse width modulation mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(TAH) | TAiIN input HIGH pulse width | 150 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAilN input LOW pulse width | 150 |  | ns |

Table 65. Timer A input (up/down input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 3000 |  | ns |
| tw(UPH) | TAiout input HIGH pulse width | 1500 |  | ns |
| tw(UPL) | TAiout input LOW pulse width | 1500 |  | ns |
| tsu(UP-TIN) | TAiout input setup time | 600 |  | ns |
| th(Tin-UP) | TAiout input hold time | 600 |  | ns |

Timing requirements (referenced to $\mathrm{V}_{\mathrm{cc}}=\mathbf{3 V}, \mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ at $\mathrm{Ta}=\mathbf{2 5 ^ { \circ }} \mathrm{C}$ unless otherwise specified)

Table 66. Timer B input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiIN input cycle time (counted on one edge) | 150 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width (counted on one edge) | 60 |  | ns |
| tw(TBL) | TBiin input LOW pulse width (counted on one edge) | 60 |  | ns |
| tc(TB) | TBiin input cycle time (counted on both edges) | 300 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width (counted on both edges) | 160 |  | ns |
| tw(TBL) | TBiin input LOW pulse width (counted on both edges) | 160 |  | ns |

Table 67. Timer B input (pulse period measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time | 600 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width | 300 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 300 | ns |  |

Table 68. Timer B input (pulse width measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time | 600 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width | 300 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 300 | ns |  |

Table 69. Serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 |  | ns |
| tw(CKH) | CLKi input HIGH pulse width | 150 |  | ns |
| tw(CKL) | CLKi input LOW pulse width | 150 |  | ns |
| td(C-Q) | TxDi output delay time |  | 160 | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{Q})$ | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 50 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

Table 70. External interrupt INTi inputs

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tw}(\mathrm{INH})$ | $\overline{\text { INTi input HIGH pulse width }}$ | 380 |  | ns |
| $\mathrm{tw}(\mathrm{INL})$ | $\overline{\text { INTi input LOW pulse width }}$ | 380 | ns |  |

Table 71. Automatic transfer serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(SCLK) | Serial I/O clock input cycle time | 2.0 |  | $\mu \mathrm{~s}$ |
| twH(SCLK) | Serial I/O clock input HIGH pulse width | 1000 |  | ns |
| twL(SCLK) | Serial I/O clock input LOW pulse width | 1000 |  | ns |
| tsu(SCLK-SIN) | Serial I/O input setup time | 400 |  | ns |
| th(SCLK-SIN) | Serial I/O input hold time | 400 |  | ns |



## Outline Performance

Table 72 shows the outline performance of the M30218 group (flash memory version).

Table 72. Outline Performance of the M30218 group (flash memory version)

| Item |  | Performance |
| :---: | :---: | :---: |
| Power supply voltage |  | 4.0 V to $5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ |
| Program/erase voltage |  | $\mathrm{VPP}=12 \mathrm{~V} \pm 5 \%$ (f(XIN) $=10 \mathrm{MHz}$ ) |
|  |  | $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$ (f(XIN)=10MHz) |
| Flash memory operation mode |  | Three modes (parallel I/O, standard serial I/O, CPU rewrite) |
| Erase block division | User ROM area | See Figure 1.AA.3. |
|  | Boot ROM area | One division (3.5 K bytes) (Note) |
| Program method |  | In units of byte |
| Erase method |  | Collective erase / block erase |
| Program/erase control method |  | Program/erase control by software command |
| Number of commands |  | 6 commands |
| Program/erase count |  | 100 times |
| ROM code protect |  | Standard serial I/O mode is supported. |

Note: The boot ROM area contains a standard serial I/O mode control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode.

## Flash Memory

The M30218 group (flash memory version) contains the NOR type of flash memory that requires a highvoltage VPP power supply for program/erase operations, in addition to the Vcc power supply for device operation. For this flash memory, three flash memory modes are available in which to read, program, and erase: parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow.
In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This boot ROM area can be rewritten in only paralle I/O mode.


| Type No. | XXXXX16 | YYYYY16 |
| :---: | :--- | :--- |
| M30218FC | E000016 | 033FF16 |

Note 1: In CPU rewrite and standard serial I/O modes, the user ROM is the only erasable/programmable area. Note 2: In parallel I/O mode, the area to be erased/programmed can be selected by the address A17 input. The user ROM area is selected when this address input is high and the boot ROM area is selected when this address input is low.

Figure 125. Block diagram of flash memory version

## CPU Rewrite Mode

In CPU rewrite mode, the on-chip flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU). In CPU rewrite mode, the flash memory can be operated on by reading or writing to the flash memory control register and flash command register. Figure 126, Figure 127 show the flash memory control register, and flash command register respectively.
Also, in CPU rewrite mode, the CNVss pin is used as the VPP power supply pin. Apply the power supply voltage, VPPH, from an external source to this pin.
In CPU rewrite mode, only the user ROM area shown in Figure 128 can be rewritten; the boot ROM area cannot be rewritten. Make sure the program and block commands are issued for only the user ROM area. The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM before it can be executed.


Figure 126. Flash memory control register


Figure 127. Flash command register

## Microcomputer Mode and Boot Mode

The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.)
See Figure 125 for details about the boot ROM area.
Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low (Vss). In this case, the CPU starts operating using the control program in the user ROM area.
When the microcomputer is reset by pulling the P52 pin high (Vcc), the CNVss pin high(VPPH), the CPU starts operating using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area.

## CPU rewrite mode operation procedure

The internal flash memory can be operated on to program, read, verify, or erase it while being placed onboard by writing commands from the CPU to the flash memory control register (addresses 03B416, 03B516) and flash command register (address 03B616). Note that when in CPU rewrite mode, the boot ROM area cannot be accessed for program, read, verify, or erase operations. Before this can be accomplished, a CPU write control program must be written into the boot ROM area in parallel input/output mode. The following shows a CPU rewrite mode operation procedure.

## <Start procedure (Note 1)>

(1) Apply VPPH to the CNVss/VPP pin and Vcc to the port P46 pin for reset release. Or the user can jump from the user ROM area to the boot ROM area using the JMP instruction and execute the CPU write control program. In this case, set the CPU write mode select bit of the flash memory control register to " 1 " before applying VPPH to the CNVSS/VPP pin.
(2) After transferring the CPU write control program from the boot ROM area to the internal RAM, jump to this control program in RAM. (The operations described below are controlled by this program.)
(3) Set the CPU rewrite mode select bit to "1".
(4) Read the CPU rewrite mode monitor flag to see that the CPU rewrite mode is enabled.
(5) Execute operation on the flash memory by writing software commands to the flash command register.
Note 1: In addition to the above, various other operations need to be performed, such as for entering the data to be written to flash memory from an external source (e.g., serial I/O), initializing the ports, and writing to the watchdog timer.

## <Clearing procedure>

(1) Apply Vss to the CNVss/VPP pin.
(2) Set the CPU rewrite mode select bit to " 0 ".

## Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

## (1) Operation speed

During erase/program mode, set BCLK to one of the following frequencies by changing the divide ratio:

5 MHz or less when wait bit (bit 7 at address 000516) $=0$ (without internal access wait state)
10 MHz or less when wait bit (bit 7 at address 000516) = 1 (with internal access wait state)(Note 1)

## (2) Instructions inhibited against use

The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory:
UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

## (3) Interrupts inhibited against use

No interrupts can be used that look up the fixed vector table in the flash memory area. Maskable interrupts may be used by setting the interrupt vector table in a location outside the flash memory area.

Note 1: Internal access wait state can be set in CPU rewrite mode. In this time, the following function is only used.

- CPU, ROM, RAM, timer, UART, SI/O2(non-automatic transfer), port

In case of setting internal access wait state, refer to the following explain (software wait).

## Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note 2).

A software wait is inserted in the internal ROM/RAM area by setting the wait bit of the processor mode register 1 . When set to " 0 ", each bus cycle is executed in one BCLK cycle. When set to " 1 ", each bus cycle is executed in two BCLK cycles. After the microcomputer has been reset, this bit defaults to " 0 ". The SFR area is always accessed in two BCLK cycles regardless of the setting of this control bit.
Table 73 shows the software wait and bus cycles. Figure 128 shows example bus timing when using software waits.

Note 2: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to " 1 ".

Table 73. Software waits and bus cycles

| Area | Wait bit | Bus cycle |
| :---: | :---: | :---: |
| SFR | Invalid | 2 BCLK cycles |
| Internal <br> ROM/RAM | 0 | 1 BCLK cycle |
|  | 1 | 2 BCLK cycles |



Figure 128. Typical bus timings using software wait

## Software Commands

Table 74 lists the software commands available with the M30218 group (flash memory version).
When CPU rewrite mode is enabled, write software commands to the flash command register to specify the operation to erase or program.
The content of each software command is explained below.

Table 74. List of Software Commands (CPU Rewrite Mode)

| Command | First bus cycle |  |  | Second bus cycle |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Address | Data <br> (D0 to D7) | Mode | Address | Data <br> (D0 to D7) |
| Read | Write | $03 B 616$ | 0016 |  |  |  |
| Program | Write | $03 B 616$ | 4016 | Write | Program <br> address | Program <br> data |
| Program verify | Write | $03 B 616$ | C016 | Read | Verify <br> address | Verify <br> data |
| Erase | Write | $03 B 616$ | 2016 | Write | 03B616 | 2016 |
| Erase verify | Write | $03 B 616$ | A016 | Read | Verify <br> address | Verify <br> data |
| Reset | Write | $03 B 616$ | FF16 | Write | 03B616 | FF16 |

## Read Command (0016)

The read mode is entered by writing the command code " 0016 " to the flash command register in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D0-D7), 8 bits at a time.
The read mode is retained intact until another command is written.
After reset and after the reset command is executed, the read mode is set.

## Program Command (4016)

The program mode is entered by writing the command code " 4016 " to the flash command register in the first bus cycle. When the user execute an instruction to write byte data to the desired address (e.g., STE instruction) in the second bus cycle, the flash memory control circuit executes the program operation. The program operation requires approximately $20 \mu \mathrm{~s}$. Wait for $20 \mu \mathrm{~s}$ or more before the user go to the next processing.
During program operation, the watchdog timer remains idle, with the value "7FFF16" set in it.

Note 1: The write operation is not completed immediately by writing a program command once. The user must always execute a program-verify command after each program command executed. And if verification fails, the user need to execute the program command repeatedly until the verification passes. See Figure 129 for an example of a programming flowchart.

## Program-verify command (C016)

The program-verify mode is entered by writing the command code " C 016 " to the flash command register in the first bus cycle. When the user execute an instruction (e.g., LDE instruction) to read byte data from the address to be verified (the previously programmed address) in the second bus cycle, the content that has actually been written to the address is read out from the memory.
The CPU compares this read data with the data that it previously wrote to the address using the program command. If the compared data do not match, the user need to execute the program and program-verify operations one more time.

## Erase command (2016 + 2016)

The flash memory control circuit executes an erase operation by writing command code " 2016 " to the flash command register in the first bus cycle and the same command code to the flash command register again in the second bus cycle. The erase operation requires approximately 20 ms . Wait for 20 ms or more before the user go to the next processing.
Before this erase command can be performed, all memory locations to be erased must have had data " 0016 " written to by using the program and program-verify commands. During erase operation, the watchdog timer remains idle, with the value "7FFF16 set in it.

Note 1: The erase operation is not completed immediately by writing an erase command once. The user must always execute an erase-verify command after each erase command executed. And if verification fails, the user need to execute the erase command repeatedly until the verification passes.
See Figure 129 for an example of an erase flowchart.

## Erase-verify command (A016)

The erase-verify mode is entered by writing the command code "A016" to the flash command register in the first bus cycle. When the user execute an instruction to read byte data from the address to be verified (e.g., LDE instruction) in the second bus cycle, the content of the address is read out.
The CPU must sequentially erase-verify memory contents one address at a time, over the entire area erased. If any address is encountered whose content is not "FF16" (not erased), the CPU must stop erase-verify at that point and execute erase and erase-verify operations one more time.
Note 1: If any unerased memory location is encountered during erase-verify operation, be sure to execute erase and erase-verify operations one more time. In this case, however, the user does not need to write data " 0016 " to memory before erasing.

## Reset command (FF16 + FF16)

The reset command is used to stop the program command or the erase command in the middle of operation. After writing command code " 4016 " or " 2016 " twice to the flash command register, write command code "FF16" to the flash command register in the first bus cycle and the same command code to the flash command register again in the second bus cycle. The program command or erase command is disabled, with the flash memory placed in read mode.


Figure 129. Program and erase execution flowchart in the CPU rewrite mode

Pin functions (Flash memory standard serial I/O mode)

| Pin | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Vcc,Vss | Power input |  | Apply $5 \mathrm{~V} \pm 10 \%$ to Vcc pin and 0 V to Vss pin. |
| CNVss | CNVss | 1 | Apply $12 \mathrm{~V} \pm 5 \%$ to this pin. |
| RESET | Reset input | 1 | Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin. |
| XIN | Clock input | 1 | Connect a ceramic resonator or crystal oscillator between XIN and |
| Xout | Clock output | O | and open Xout pin. |
| AVcc, AVss | Analog power supply input |  | Connect AVss to Vss and AVcc to Vcc, respectively. |
| Vref | Reference voltage input | 1 | Enter the reference voltage for AD from this pin. |
| POo to P07 | Output port PO | O | Output exclusive use pin. |
| P10 to P17 | Output port P1 | $\bigcirc$ | Output exclusive use pin. |
| P20 to P27 | Output port P2 | O | Output exclusive use pin. |
| P30 to P37 | Input port P3 | 1 | Input "H" or "L" level signal or open. |
| P40 to P43 | Input port P4 | 1 | Input "H" or "L" level signal or open. |
| P44 | TxD output | 0 | Serial data output pin. |
| P45 | RxD input | 1 | Serial data input pin. |
| P46 | SCLK input | 1 | Serial clock input pin. |
| P47 | BUSY output | O | BUSY signal output pin. |
| P50 to P57 | Output port P5 | $\bigcirc$ | Output exclusive use pin. |
| P60 to P67 | Output port P6 | O | Output exclusive use pin. |
| P70 to P77 | Input port P7 | 1 | Input "H" or "L" level signal or open. |
| P80 to P87 | Input port P8 | 1 | Input "H" or "L" level signal or open. |
| P90 to P97 | Input port P9 | 1 | Input "H" or "L" level signal or open. |
| P100 to P107 | Input port P10 | 1 | Input "H" or "L" level signal or open. |

Mode setup method

| Signal | Value |
| :---: | :---: |
| CNVss | VppH |
| $\overline{\text { RESET }}$ | Vss $\rightarrow$ Vcc |



Figure 130. Pin connections for serial I/O mode (1)

## Standard Serial I/O Mode

The standard serial I/O mode serially inputs and outputs the software commands, addresses and data necessary for operating (read, program, erase, etc.) the internal flash memory. It uses a purpose-specific serial programmer.
The standard serial I/O mode differs from the parallel I/O mode in that the CPU controls operations like rewriting (uses the CPU rewrite mode) in the flash memory or serial input for rewriting data. The standard serial I/O mode is started by clearing the reset with VPPH at the CNVss pin. (For the normal microprocessor mode, set CNVss to "L".)
This control program is written in the boot ROM area when shipped from Mitsubishi Electric. Therefore, if the boot ROM area is rewritten in the parallel I/O mode, the standard serial I/O mode cannot be used. Figure 130 shows the pin connections for the standard serial I/O mode. Serial data I/O uses three UART0 pins: CLKo, RxDo, TxDo, and RTSo (BUSY).
The CLKo pin is the transfer clock input pin and it transfers the external transfer clock. The TxDo pin outputs the CMOS signal. The RTSo (BUSY) pin outputs an "L" level when reception setup ends and an " H " level when the reception operation starts. Transmission and reception data is transferred serially in 8 -byte blocks.
In the standard serial I/O mode, only the user ROM area shown in Figure 125 can be rewritten, the boot ROM area cannot.
The standard serial I/O mode has a 7-byte ID code. When the flash memory is not blank and the ID code does not match the content of the flash memory, the command sent from the programmer is not accepted.

## Function Overview (Standard Serial I/O Mode)

In the standard serial I/O mode, software commands, addresses and data are input and output between the flash memory and an external device (serial programmer, etc.) using a clock synchronized serial I/O (UARTO) . In reception, the software commands, addresses and program data are synchronized with the rise of the transfer clock input to the CLKo pin and input into the flash memory via the RxDo pin.
In transmission, the read data and status are synchronized with the fall of the transfer clock and output to the outside from the TxDo pin.
The TxDo pin is CMOS output. Transmission is in 8-bit blocks and LSB first.
When busy, either during transmission or reception, or while executing an erase operation or program, the RTSo (BUSY) pin is "H" level. Accordingly, do not start the next transmission until the RTSo (BUSY) pin is "L" level.
Also, data in memory and the status register can be read after inputting a software command. It is possible to check flash memory operating status or whether a program or erase operation ended successfully or in error by reading the status register.
Software commands and the status register are explained here following.

## Software Commands

Table 75 lists software commands. In the standard serial I/O mode, erase operations, programs and reading are controlled by transferring software commands via the RxD pin. Software commands are explained here below.

Table 75. Software commands (Standard serial I/O mode)

|  | Control command | $1 s t$ byte transter transter | 2nd byte | 3rd byte | 4th byte | 5th byte | 6th byte |  | When ID is not verificate |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Page read | $\mathrm{FF}_{16}$ | Address (middle) | Address (high) | Data output | Data output | Data output | Data output to 259th byte | Not acceptable |
| 2 | Page program | $41_{16}$ | Address (middle) | Address (high) | Data input | Data input | Data input | Data input to 259th byte | Not acceptable |
| 3 | Bclock ease | $20_{16}$ | Address (middle) | Address (high) | D0 ${ }_{16}$ |  |  |  | Not acceptable |
| 4 | Erase all unlocked blocks | A7 ${ }_{16}$ | D0 ${ }_{16}$ |  |  |  |  |  | Not acceptable |
| 5 | Read status register | $70_{16}$ | SRD output | SRD1 output |  |  |  |  | Acceptable |
| 6 | Clear status register | $50_{16}$ |  |  |  |  |  |  | Not acceptable |
| 7 | Read lockbit status | $71_{16}$ | Address (middle) | Address (high) | $\begin{aligned} & \text { Lock bit } \\ & \text { data } \\ & \text { output } \end{aligned}$ |  |  |  | Not acceptable |
| 8 | ID check function | F516 | Address (low) | Address (middle) | Address (high) | ID size | ID1 | To ID7 | Acceptable |
| 9 | Download function | $\mathrm{FA}_{16}$ | Size <br> (low) | $\begin{aligned} & \text { Size } \\ & \text { (high) } \end{aligned}$ | Checksum | Data input | To required number of times |  | Not acceptable |
| 10 | Version data output function | $\mathrm{FB}_{16}$ | Version data output | Version data output | ```Version data output``` | Version data output | Version data output | Version data output to 9th byte | Acceptable |
| 11 | Boot area output function | $\mathrm{FC}_{16}$ | Address (middle) | Address (high) | Data output | Data output | Data output | Data output to 259th byte | Not acceptable |

Note1: Shading indicates transfer from flash memory microcomputer to serial programmer. All other data is transferred from the serial programmer to the flash memory microcomputer.
Note2: SRD refers to status register data. SRD1 refers to status register 1 data.
Note3: All commands can be accepted when the flash memory is totally blank.

## Page Read Command

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.
(1) Send the "FF16" command code in the 1st byte of the transmission.
(2) Send addresses A8 to A15 and A16 to A23 in the 2nd and 3rd bytes of the transmission respectively.
(3) From the 4th byte onward, data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first in sync with the rise of the clock.


Figure 131. Timing for page read

## Read Status Register Command

This command reads status information. When the "7016" command code is sent in the 1 st byte of the transmission, the contents of the status register (SRD) specified in the 2nd byte of the transmission and the contents of status register 1 (SRD1) specified in the 3rd byte of the transmission are read.


Figure 132. Timing for reading the status register

## Clear Status Register Command

This command clears the bits (SR3-SR4) which are set when the status register operation ends in error. When the " 5016 " command code is sent in the 1 st byte of the transmission, the aforementioned bits are cleared. When the clear status register operation ends, the RTSo (BUSY) signal changes from the "H" to the "L" level.


Figure 133. Timing for clearing the status register

## Page Program Command

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.
(1) Send the " 4116 " command code in the 1 st byte of the transmission.
(2) Send addresses A8 to A15 and A16 to A23 in the 2nd and 3rd bytes of the transmission respectively.
(3) From the 4th byte onward, as write data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written.

When reception setup for the next 256 bytes ends, the RTSo (BUSY) signal changes from the "H" to the "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register.


Figure 134. Timing for the page program

## Block Erase Command

This command erases the data in the specified block. Execute the block erase command as explained here following.
(1) Send the " 2016 " command code in the 1 st byte of the transmission.
(2) Send addresses A8 to A15 and A16 to A 23 in the 2nd and 3rd bytes of the transmission respectively.
(3) Send the verify command code "D016" in the 4th byte of the transmission. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A16 to A23.

When block erasing ends, the RTSO (BUSY) signal changes from the " H " to the "L" level. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.
Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.


Figure 135.Timing for block erasing

## Erase All Unlocked Blocks Command

This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following.
(1) Send the "A716" command code in the 1st byte of the transmission.
(2) Send the verify command code "D016" in the 2nd byte of the transmission. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.
When block erasing ends, the RTSo (BUSY) signal changes from the "H" to the "L" level. The result of the erase operation can be known by reading the status register.


Figure 136. Timing for erasing all unlocked blocks

## Read Lock Bit Status Command

This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following.
(1) Send the "7116" command code in the 1 st byte of the transmission.
(2) Send addresses A8 to A15 and A16 to A23 in the 2nd and 3rd bytes of the transmission respectively.
(3) The lock bit data of the specified block is output in the 4th byte of the transmission. Write the highest address of the specified block for addresses A8 to A23.
The M30218 group (flash memory version) does not have the lock bit, so the read value is always "1" (block unlock).


Figure 137. Timing for reading lock bit status

## Download Command

This command downloads a program to the RAM for execution. Execute the download command as explained here following.
(1) Send the "FA16" command code in the 1st byte of the transmission.
(2) Send the program size in the 2nd and 3rd bytes of the transmission.
(3) Send the check sum in the 4th byte of the transmission. The check sum is added to all data sent in the 5th byte onward.
(4) The program to execute is sent in the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.


Figure 138. Timing for download

## Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.
(1) Send the "FB16" command code in the 1st byte of the transmission.
(2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.


Figure 139. Timing for version information output

## Boot Area Output Command

This command outputs the control program stored in the boot area in one page blocks ( 256 bytes).
Execute the boot area output command as explained here following.
(1) Send the "FC16" command code in the 1st byte of the transmission.
(2) Send addresses A8 to A15 and A16 to A23 in the 2nd and 3rd bytes of the transmission respectively.
(3) From the 4th byte onward, data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the rise of the clock.


Figure 140. Timing for boot area output

## ID Check

This command checks the ID code. Execute the boot ID check command as explained here following.
(1) Send the "F516" command code in the 1st byte of the transmission.
(2) Send addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code in the 2nd, 3rd and 4th bytes of the transmission respectively.
(3) Send the number of data sets of the ID code in the 5th byte.
(4) The ID code is sent in the 6th byte onward, starting with the 1 st byte of the code.


Figure 141. Timing for the ID check

## ID Code

When the flash memory is not blank, the ID code sent from the serial programmer and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the serial programmer is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses OFFFDF16, OFFFE316, OFFFEB16, OFFFEF16, OFFFF316, and 0FFFF716. Write a program into the flash memory, which already has the ID code set for these addresses.


Figure 142. ID code storage addresses

## Status Register (SRD)

The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (7016). Also, the status register is cleared by writing the clear status register command (5016). Table 76 gives the definition of each status register bit. After clearing the reset, the status register outputs "8016".

Table 76. Status register (SRD)

| SRD0 bits | Status name | Definition |  |
| :--- | :--- | :---: | :---: |
|  |  | Status bit | Ready |
| SR6 (bit6) | Reserved | - | Busy |
| SR5 (bit5) | Erase bit | Terminated in error | Terminated normally |
| SR4 (bit4) | Program bit | Terminated in error | Terminated normally |
| SR3 (bit3) | Reserved | - | - |
| SR2 (bit2) | Reserved | - | - |
| SR1 (bit1) | Reserved | - | - |
| SR0 (bit0) | Reserved | - | - |

## Status Bit (SR7)

The status bit indicates the operating status of the flash memory. When power is turned on, " 1 " (ready) is set for it. The bit is set to " 0 " (busy) during an auto write or auto erase operation, but it is set back to " 1 " when the operation ends.

## Erase Bit (SR5)

The erase bit reports the operating status of the auto erase operation. If an erase error occurs, it is set to " 1 ". When the erase status is cleared, it is set to " 0 ".

## Program Bit (SR4)

The program bit reports the operating status of the auto write operation. If a write error occurs, it is set to " 1 ". When the program status is cleared, it is set to " 0 ".

## Status Register 1 (SRD1)

Status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also, status register 1 is cleared by writing the clear status register command (5016).
Table 77 gives the definition of each status register 1 bit. " 0016 " is output when power is turned ON and the flag status is maintained even after the reset.

Table 77. Status register 1 (SRD1)

| SRD1 bits | Status name | Definition |  |
| :--- | :--- | :---: | :---: |
|  |  | "1" | "0" |
| SR15 (bit7) | Boot update completed bit | Update completed | Not update |
| SR14 (bit6) | Reserved | - | - |
| SR13 (bit5) | Reserved | - | - |
| SR12 (bit4) | Checksum match bit | Match | Mismatch |
| SR11 (bit3) | ID check completed bits | $00 \quad$ Not verified |  |
| SR10 (bit2) |  | $01 \quad$ Verification mismatch |  |
|  |  | $10 \quad$ Reserved |  |
|  |  | $11 \quad$ Verified |  |
| SR9 (bit1) | Data receive time out | Time out | Normal operation |
| SR8 (bit0) | Reserved | - | - |

## Boot Update Completed Bit (SR15)

This flag indicates whether the control program was downloaded to the RAM or not, using the download function.

## Check Sum Consistency Bit (SR12)

This flag indicates whether the check sum matches or not when a program, is downloaded for execution using the download function.

## ID Check Completed Bits (SR11 and SR10)

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.

## Data Reception Time Out (SR9)

This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state.

## Example Circuit Application for The Standard Serial I/O Mode

The below figure shows a circuit application for the standard serial I/O mode. Control pins will vary according to programmer, therefore see the programmer manual for more information.


Figure 143. Example circuit application for the standard serial I/O mode

100P6S-A

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| QFP100-P-1420-0.65 | - | 1.58 | Alloy 42 |




Plastic 100 pin $14 \times 20 \mathrm{~mm}$ body QFP


Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 3.05 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 2.8 | - |
| b | 0.25 | 0.3 | 0.4 |
| c | 0.13 | 0.15 | 0.2 |
| D | 13.8 | 14.0 | 14.2 |
| E | 19.8 | 20.0 | 20.2 |
| e | - | 0.65 | - |
| HD | 16.5 | 16.8 | 17.1 |
| $H E$ | 22.5 | 22.8 | 23.1 |
| L | 0.4 | 0.6 | 0.8 |
| L1 | - | 1.4 | - |
| x | - | - | 0.13 |
| $y$ | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| b2 | - | 0.35 | - |
| I2 | 1.3 | - | - |
| MD | - | 14.6 | - |
| ME | - | 20.6 | - |

## Chapter 2

## Peripheral Functions Usage

### 2.1 Protect

### 2.1.1 Overview

'Protect' is a function that causes a value held in a register to be unchanged even when a program runs away. The following is an overview of the protect function:

## (1) Registers affected by the protect function

The registers affected by the protect function are:
(a) System clock control registers 0, 1 (addresses 000616 and 000716)
(b) Processor mode registers 0,1 (addresses 000416 and 000516)

The values in registers (1) through (2) cannot be changed in write-protect state. To change values in the registers, put the individual registers in write-enabled state.

## (2) Protect register

Figure 2.1.1 shows protect register.


Figure 2.1.1. Protect register

### 2.1.2 Protect Operation

The following explains the protect operation. Figure 2.1.2 shows the set-up procedure.
Operation (1) Setting " 1 " in the write-enable bit of system clock control registers 0 and 1 causes system clock control register 0 and system clock control register 1 to be in write-enabled state.
(2) The contents of system clock control register 0 and that of system clock control register 1 are changed.
(3) Setting " 0 " in the write-enable bit of system control registers 0 and 1 causes system clock control register 0 and system control register 1 to be in write-inhibited state.
(4) To change the contents of processor mode register 0 and that of processor mode register 1 , follow the same steps as in dealing with system clock control registers.


Figure 2.1.2. Set-up procedure for protect function

### 2.2 Timer A

### 2.2.1 Overview

The following is an overview for timer A, a 16-bit timer.

## (1) Mode

Timer A operates in one of the four modes:

## (a) Timer mode

In this mode, the internal count source is counted. Two functions can be selected: the pulse output function that reverses output from a port every time an overflow occurs, or the gate function which controls the count start/stop according to the input signal from a port.

- Timer mode operation ........................................................................................................... P186
- Timer mode, gate function operation ........................................................................................ P188
- Timer mode, pulse output function operation ......................................................................... P190


## (b) Event counter mode

This mode counts the pulses from the outside and the number of underflows in other timers. The free-run type, in which nothing is reloaded from the reload register, can be selected when an underflow occurs. The pulse output function can also be selected. Please refer to the timer mode explanation for details, as the operation is identical.

- Event counter mode operation

P192
-Event counter mode, free run type operation .......................................................................... P194

Furthermore, Timer A has a 2-phase pulse signal processing function which generates an up count or down count in the event counter mode, depending on the phase of the two input signals.

- Operation of the 2-phase pulse signal processing function in normal event counter mode ..... P196
- Operation of the 2-phase pulse signal processing function in 4-multiplication mode ............... P198


## (c) One-shot timer mode

In this mode, the timer is started by the trigger and stops when the timer goes to " 0 ". The trigger can be selected from the following 3 types: an external input signal, an overflow of the timer, or a software trigger. The pulse output function can also be selected. Please refer to the timer mode explanation for details, as the operation is identical.

- Operation in one-shot timer mode effected by software.

P200

- Operation in one-shot timer mode effected by an external trigger .......................................... P202


## (d) Pulse width modulation (PWM) mode

In this mode, the arbitrary pulses are successively output. Either a 16-bit fixed-period PWM mode or 8 -bit variable-period mode can be selected. The trigger for initiating output can also be selected. Please refer to the one-shot timer mode explanation for details, as the operation is identical.

- 16-bit PWM mode operation ................................................................................................... P204
- 8-bit PWM mode operation ..................................................................................................... P206


## (2) Count source

The internal count source can be selected from f1, f8, f32, and fc32. Clocks f1, f8, and f32 are derived by dividing the CPU's main clock by 1, 8 , and 32 respectively. Clock fc32 is derived by dividing the CPU's secondary clock by 32 .

## (3) Frequency division ratio

In timer mode or pulse width modulation mode, [the value set in the timer register +1 ] becomes the frequency division ratio. In event counter mode, [the set value +1 ] becomes the frequency division ratio when a down count is performed, or [FFFF16 - the set value +1 ] becomes the frequency division ratio when an up count is performed. In one-shot timer mode, the value set in the timer register becomes the frequency division ratio.
The counter overflows (or underflows) when a count source equal to a frequency division ratio is input, and an interrupt occurs. For the pulse output function, the output from the port varies (the value in the port register does not vary).

## (4) Reading the timer

Either in timer mode or in event counter mode, reading the timer register takes out the count at that moment. Read it in 16-bit units. The data either in one-shot timer mode or in pulse width modulation mode is indeterminate.

## (5) Writing to the timer

To write to the timer register when a count is in progress, the value is written only to the reload register. When writing to the timer register when a count is stopped, the value is written both to the reload register and to the counter. Write a value in 16-bit units
(6) Relation between the input/output to/from the timer and the direction register

With the output function of the timer, pulses are output regardless of the direction register of the relevant port. To input an external signal to the timer, set the direction register of the relevant port to input.
(7) Pins related to timer $A$
(a) TA0In, TA1in, TA2In, TA3In, TA4IN
(b) TA0OUT, TA10Ut, TA2OUT, TA3OUT, TA4OUT

Input pins to timer A.
Output pins from timer A. They become input pins to timer A when event counter mode is active.
(8) Registers related to timer A

Figure 2.2.1 shows the memory map of timer A-related registers. Figures 2.2.2 through 2.2.5 show timer A-related registers.


Figure 2.2.1. Memory map of timer A-related registers

## Timer Ai mode register



Figure 2.2.2. Timer A-related registers (1)


Note: Read and write data in 16-bit units.

Count start flag


Figure 2.2.3. Timer A-related registers (2)

## Up/down flag



One-shot start flag


Note: Set the corresponding port direction register to " 0 ".
When selecting the TAi in $(\mathrm{i}=0-4)$ pin, TAiout $(\mathrm{i}=0-4)$ pin which is assigned to the same pin cannot be used.

Figure 2.2.4. Timer A-related registers (3)

Trigger select register


Note: Set the corresponding port direction register to " 0 ".
When selecting the TAi in $(\mathrm{i}=0-4)$ pin, TAiout $(\mathrm{i}=0-4)$ pin which is assigned to the same pin cannot be used.

## Clock prescaler reset flag



Figure 2.2.5. Timer A-related registers (4)

### 2.2.2 Operation of Timer A (timer mode)

In timer mode, choose functions from those listed in Table 2.2.1. Operations of the circled items are described below. Figure 2.2.6 shows the operation timing, and Figure 2.2 .7 shows the set-up procedure.

Table 2.2.1. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | $\mathbf{O}$ | Internal count source ( $\mathrm{f} 1 / \mathrm{f8} / \mathrm{f} 32 / \mathrm{fc} 32$ ) |
| Pulse output function | $\mathbf{O}$ | No pulses output |
|  |  | Pulses output |
| Gate function | $\mathbf{O}$ | No gate function |
|  |  | Performs count only for the period in which the TAiln pin is at "L" level |
|  |  | Performs count only for the period in which the TAiln pin is at " H " level |

Operation (1) Setting the count start flag to "1" causes the counter to perform a down count on the count source.
(2) If an underflow occurs, the content of the reload register is reloaded, and the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) Setting the count start flag to "0" causes the counter to hold its value and to stop.


Figure 2.2.6. Operation timing of timer mode

## Selecting timer mode and functions



Figure 2.2.7. Set-up procedure of timer mode

### 2.2.3 Operation of Timer A (timer mode, gate function selected)

In timer mode, choose functions from those listed in Table 2.2.2. Operations of the circled items are described below. Figure 2.2 .8 shows the operation timing, and Figure 2.2 .9 shows the set-up procedure.

Table 2.2.2. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | $\mathbf{O}$ | Internal count source(f1 / f8 / f32 / fc32) |
| Pulse output function | $\mathbf{O}$ | No pulses output |
|  |  | Pulses output |
| Gate function |  | No gate function |
|  |  | Performs count only for the period in which the TAiln pin is at "L" level |
|  | $\mathbf{O}$ | Performs count only for the period in which the TAiln pin is at "H" level |

Operation (1) When the count start flag is set to " 1 " and the TAiln pin inputs at " H " level, the counter performs a down count on the count source.
(2) When the TAiin pin inputs at "L" level, the counter holds its value and stops.
(3) If an underflow occurs, the content of the reload register is reloaded and the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".
(4) Setting the count start flag to " 0 " causes the counter to hold its value and to stop.

Note - Make the pulse width of the signal input to the TAiln pin not less than two cycles of the count source.


Figure 2.2.8. Operation timing of timer mode, gate function selected

## Selecting timer mode and functions



Note: Set the corresponding port direction register to " 0 ".

## Setting divide ratio



Timer A0 register [Address 038716, 038616] TA0
Timer A1 register [Address 038916, 038816] TA1
Timer A2 register [Address 038B16, 038A16] TA2
Timer A3 register [Address 038D16, 038C16] TA3 Timer A4 register [Address 038F16, 038E16] TA4
an be set to 000016 to FFFF16

## Setting clock prescaler reset flag

(This function is effective when fc32 is selected as the count source. Reset the prescaler for generating fc32 by dividing the XCIN by 32.)


## Setting count start flag



## Start count

Figure 2.2.9. Set-up procedure of timer mode, gate function selected

### 2.2.4 Operation of Timer A (timer mode, pulse output function selected)

In timer mode, choose functions from those listed in Table 2.2.3. Operations of the circled items are described below. Figure 2.2.10 shows the operation timing, and Figure 2.2 .11 shows the set-up procedure.

Table 2.2.3. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | O | Internal count source( $\mathrm{f}_{1} / \mathrm{f} 8 / \mathrm{f} 32 / \mathrm{fc} 32$ ) |
| Pulse output function |  | No pulses output |
|  | O | Pulses output |
| Gate function | O | No gate function |
|  |  | Performs count only for the period in which the TAiln pin is at "L" level |
|  |  | Performs count only for the period in which the TAiln pin is at "H" level |

Operation (1) Setting the count start flag to "1" causes the counter to perform a down count on the count source.
(2) If an underflow occurs, the content of the reload register is reloaded and the count continues. At this time, the timer Ai interrupt request bit goes to "1". Also, the output polarity of the TAiout pin reverses.
(3) Setting the count start flag to " 0 " causes the counter to hold its value and to stop. Also, the TAiout pin outputs an "L" level.


Figure 2.2.10. Operation timing of timer mode, pulse output function selected

## Selecting timer mode and functions



Note: The settings of the corresponding port register and port direction register are invalid. :

## Setting divide ratio



## Setting clock prescaler reset flag

(This function is effective when f c32 is selected as the count source. Reset the prescaler for generating f c32 by dividing the XCIN by 32.)


Clock prescaler reset flag [Address 0381 16] CPSRF

Clock prescaler reset flag
0 : No effect
1 : Prescaler is reset (When read, the value is " 0 ")

## Setting count start flag



- Timer A0 count start flag
- Timer A1 count start flag
- Timer A2 count start flag

Timer A3 count start flag

- Timer A4 count start flag


## Start count

Figure 2.2.11. Set-up procedure of timer mode, pulse output function selected

### 2.2.5 Operation of Timer A (event counter mode, reload type selected)

In event counter mode, choose functions from those listed in Table 2.2.4. Operations of the circled items are described below. Figure 2.2.12 shows the operation timing, and Figure 2.2.13 shows the set-up procedure.

Table 2.2.4. Choosed functions

| Item |  | Set-up | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Count source | 0 | Input signal to TAiin (counting falling edges) | Pulse output function | 0 | No pulses output |
|  |  |  |  |  | Pulses output |
|  |  | Input signal to TAiIN (counting rising edges) | Count operation type | 0 | Reload type |
|  |  |  |  |  | Free-run type |
|  |  | Timer overflow (TB2/TAj overflow) | Factor for switching between up and down | 0 | Content of up/down flag |
|  |  |  |  |  | Input signal to TAiout |

Note: $\mathrm{j}=\mathrm{i}-1$, but $\mathrm{j}=4$ when $\mathrm{i}=0$.

Operation (1) Setting the count start flag to "1" causes the counter to count the falling edges of the count source.
(2) If an underflow occurs, the content of the reload register is reloaded, and the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) If switching from an up count to a down count or vice versa while a count is in progress, the switch takes effect from the next effective edge of the count source.
(4) Setting the count start flag to " 0 " causes the counter to hold its value and to stop.
(5) If an overflow occurs, the content of the reload register is reloaded, and the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".


Figure 2.2.12. Operation timing of event counter mode, reload type selected


Figure 2.2.13. Set-up procedure of event counter mode, reload type selected

### 2.2.6 Operation of Timer A (event counter mode, free run type selected)

In event counter mode, choose functions from those listed in Table 2.2.5. Operations of the circled items are described below. Figure 2.2.14 shows the operation timing, and Figure 2.2 .15 shows the set-up procedure.

Table 2.2.5. Choosed functions

| Item |  | Set-up | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Count source | 0 | Input signal to TAiin (counting falling edges) | Pulse output function | 0 | No pulses output |
|  |  |  |  |  | Pulses output |
|  |  | Input signal to TAiln (counting rising edges) | Count operation type |  | Reload type |
|  |  |  |  | 0 | Free-run type |
|  |  | Timer overflow (TB2/TAj overflow) | Factor for switching between up and down | 0 | Content of up/down flag |
|  |  |  |  |  | Input signal to TAiout |

Note: $j=i-1$, but $j=4$ when $i=0$

Operation (1) Setting the count start flag to "1" causes the counter to count the falling edges of the count source.
(2) Even if an underflow occurs, the content of the reload register is not reloaded, but the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) If switching from an up count to a down count or vice versa while a count is in progress, the switch takes effect from the next effective edge of the count source.
(4) Even if an overflow occurs, the content of the reload register is not reloaded, but the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".


Figure 2.2.14. Operation timing of event counter mode, free run type selected


Figure 2.2.15. Set-up procedure of event counter mode, free run type selected

### 2.2.7 Operation of timer A (2-phase pulse signal process in event counter mode, normal mode selected)

In processing 2-phase pulse signals in event counter mode, choose functions from those listed in Table 2.2.6. Operations of the circled items are described below. Figure 2.2.16 shows the operation timing, and Figure 2.2.17 shows the set-up procedure.

Table 2.2.6. Choosed functions

| Item |  |  |
| :--- | :--- | :--- |
| Count operation type |  | Reload type |
|  | $\mathbf{O}$ | Free run type |
| 2-phase pulses <br> process (Note) | $\mathbf{O}$ | Normal processing |
|  |  | 4-multiplication processing |

Note: Timer A3 alone can be selected. Timer A2 is solely used for normal processes, and timer A4 is solely used for 4 multiplication processes.

Operation (1) Setting the count start flag to "1" causes the counter to count effective edges of the count source.
(2) Even if an underflow occurs, the content of the reload register is not reloaded, but the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) Even if an overflow occurs, the content of the reload register is not reloaded, but the count continues. At this time, the timer Ai interrupt request bit goes to " 1 ".

Note - The up count or down count conditions are as follows:
If a rising edge is present at the TAiln pin when the input signal level to the TAiout pin is " H ", an up count is performed.
If a falling edge is present at the TAiln pin when the input signal level to the TAiout pin is " H ", a down count is performed.


Figure 2.2.16. Operation timing of 2-phase pulse signal process in event counter mode, normal mode selected


Figure 2.2.17. Set-up procedure of 2-phase pulse signal process in event counter mode, normal mode selected

### 2.2.8 Operation of timer A (2-phase pulse signal process in event counter mode, multiply-by-4 mode selected)

In processing 2-phase pulse signals in event counter mode, choose functions from those listed in Table 2.2.7. Operations of the circled items are described below. Figure 2.2.18 shows the operation timing, and Figure 2.2.19 shows the set-up procedure.

Table 2.2.7. Choosed functions

| Item | Set-up | Item | Set-up |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| Count operation type |  | Reload type | Processing 2 phase <br> pulses (Note) |  | Normal processing |
|  | $\mathbf{0}$ | Free run type | $\mathbf{0}$ | 4-multiplication processing |  |

Note: Timer A3 alone can be selected. Timer A2 is solely used for normal processes, and timer A4 is solely used for 4multiplication processes.

Operation (1) Setting the count start flag to " 1 " causes the counter to count effective edges of the count source.
(2) Even if an underflow occurs, the content of the reload register is not reloaded, but the count continues. At this time, the interrupt request bit goes to " 1 ".
(3) Even if an overflow occurs, the content of the reload register is not reloaded, but the count continues. At this time, the interrupt request bit goes to " 1 ".

Note - The up count or down count conditions are as follows:
Table 2.2.8. The up count or down count conditions

|  | Input signal to the TAiout pin | Input signal to the TAiln pin |  | Input signal to the TAiout pin | Input signal to the TAiln pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Up count | "H" level | Rising | Down count | "H" level | Falling |
|  | "L" level | Falling |  | "L" level | Rising |
|  | Rising | "L" level |  | Rising | "H" level |
|  | Falling | "H" level |  | Falling | "L" level |



Figure 2.2.18. Operation timing of 2-phase pulse signal process in event counter mode, multiply-by-4 mode selected


Figure 2.2.19. Set-up procedure of 2-phase pulse signal process in event counter mode, multiply-by-4 mode selected

### 2.2.9 Operation of Timer A (one-shot timer mode)

In one-shot timer mode, choose functions from those listed in Table 2.2.9. Operations of the circled items are described below. Figure 2.2.20 shows the operation timing, and Figure 2.2 .21 shows the set-up procedure.

Table 2.2.9. Choosed functions

| Item | Set-up |  |
| :---: | :---: | :---: |
| Count source | 0 | Internal count source (f1 / f8 / f32 / fc32) |
| Pulse output function |  | No pulses output |
|  | 0 | Pulses output |
| Count start condition |  | External trigger input (falling edge of input signal to the TAis pin) |
|  |  | External trigger input (rising edge of input signal to the TAiln pin) |
|  |  | Timer overflow (TB2/TAj/TAk overflow) |
|  | 0 | Writing "1" to the one-shot start flag |

Note: $\mathrm{j}=\mathrm{i}-1$, but $\mathrm{j}=4$ when $\mathrm{i}=0 ; \mathrm{k}=\mathrm{i}+1$, but $\mathrm{k}=0$ when $\mathrm{i}=4$.
Operation (1) Setting the one-shot start flag to "1" with the count start flag set to "1" causes the counter to perform a down count on the count source. At this time, the TAiout pin outputs an "H" level.
(2) The instant the value of the counter becomes " 000016 ", the TAiout pin outputs an "L" level, and the counter reloads the content of the reload register and stops counting. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) If a trigger occurs while a count is in progress, the counter reloads the value in the reload register again and continues counting. The reload timing is in step with the next count source input after the trigger.
(4) Setting the count start flag to " 0 " causes the counter to stop and to reload the content of the reload register. Also, the TAiout pin outputs an "L" level. At this time, the timer Ai interrupt request bit goes to "1".


Figure 2.2.20. Operation timing of one-shot mode


Figure 2.2.21. Set-up procedure of one-shot mode

### 2.2.10 Operation of Timer A (one-shot timer mode, external trigger selected)

In one-shot timer mode, choose functions from those listed in Table 2.2.10. Operations of the circled items are described below. Figure 2.2.22 shows the operation timing, and Figure 2.2.23 shows the set-up procedure.

Table 2.2.10. Choosed functions

| Item | Set-up |  |
| :---: | :---: | :---: |
| Count source | 0 | Internal count source ( $\mathrm{f}_{1} / \mathrm{f} 8$ / f32 / fc32) |
| Pulse output function |  | No pulses output |
|  | 0 | Pulses output |
| Count start condition |  | External trigger input (falling edge of input signal to the TAiin pin) |
|  | 0 | External trigger input (rising edge of input signal to the TAiln pin) |
|  |  | Timer overflow (TB2/TAj/TAk overflow) |
|  |  | Writing "1" to the one-shot start flag |

Note: $\mathrm{j}=\mathrm{i}-1$, but $\mathrm{j}=4$ when $\mathrm{i}=0 ; \mathrm{k}=\mathrm{i}+1$, but $\mathrm{k}=0$ when $\mathrm{i}=4$.

Operation (1) If the TAiin pin input level changes from " $L$ " to " $H$ " with the count start flag set to " 1 ", the counter performs a down count on the count source. At this time, the TAiOUT pin output level goes to "H" level.
(2) If the value of the counter becomes " 000016 ", the TAiout pin outputs an "L" level, and the counter reloads the content of the reload register and stops counting. At this time, the timer Ai interrupt request bit goes to "1".
(3) If a trigger occurs while a count is in progress, the counter reloads the value of the reload register again and continues counting. The reload timing is in step with the next count source input after the trigger.
(4) Setting the count start flag to " 0 " causes the counter to stop and to reload the content of the reload register. Also, the TAiout pin outputs an "L" level. At this time, the timer Ai interrupt request bit goes to "1".


Figure 2.2.22. Operation timing of one-shot mode, external trigger selected


## Start count

Figure 2.2.23. Set-up procedure of one-shot mode, external trigger selected

### 2.2.11 Operation of Timer A (pulse width modulation mode, 16-bit PWM mode selected)

In pulse width modulation mode, choose functions from those listed in Table 2.2.11. Operations of the circled items are described below. Figure 2.2.24 shows the operation timing, and Figure 2.2 .25 shows the set-up procedure.

Table 2.2.11. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | $\mathbf{O}$ | Internal count source (f1/f8/f32 / fc32) |
| PWM mode | $\mathbf{O}$ | 16-bit PWM |
|  |  | 8-bit PWM |
| Count start condition |  | External trigger input (falling edge of input signal to the TAiin pin) |
|  | $\mathbf{O}$ | External trigger input (rising edge of input signal to the TAiln pin) |
|  |  | Timer overflow (TB2/TAj/TAk overflow) |

Note: $\mathrm{j}=\mathrm{i}-1$, but $\mathrm{j}=4$ when $\mathrm{i}=0 ; \mathrm{k}=\mathrm{i}+1$, but $\mathrm{k}=0$ when $\mathrm{i}=4$.
Operation (1) If the TAiin pin input level changes from " $L$ " to " $H$ " with the count start flag set to " 1 ", the counter performs a down count on the count source. Also, the TAiout pin outputs an "H" level.
(2) The TAiout pin output level changes from "H" to "L" when a set time period elapses. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) The counter reloads the content of the reload register every time PWM pulses are output for one cycle, and continues counting.
(4) Setting the count start flag to " 0 " causes the counter to hold its value and to stop. Also, the TAiout outputs an "L" level.

Note •The period of PWM pulses becomes $\left(2^{16}-1\right) / f i$, and the " H " level pulse width becomes $\mathrm{n} / \mathrm{fi}$. If the timer Ai register is set to "000016", the pulse width modulator does not work, and the TAiout pin output level remains at " L ".
(fi : frequency of the count source $\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32, \mathrm{fc} 32 ; \mathrm{n}$ : value of the timer)


Figure 2.2.24. Operation timing of pulse width modulation mode, 16-bit PWM mode selected


Figure 2.2.25. Set-up procedure of pulse width modulation mode, 16-bit PWM mode selected

### 2.2.12 Operation of Timer A (pulse width modulation mode, 8-bit PWM mode selected)

In pulse width modulation mode, choose functions from those listed in Table 2.2.12. Operations of the circled items are described below. Figure 2.2.26 shows the operation timing, and Figure 2.2 .27 shows the set-up procedure.

Table 2.2.12. Choosed functions

| Item | Set-up |  |
| :--- | :---: | :--- |
| Count source | $\mathbf{O}$ | Internal count source (f1 / f8 / f32 / fc32) |
| PWM mode |  | 16-bit PWM |
|  | $\mathbf{O}$ | 8-bit PWM |
|  | $\mathbf{O}$ | External trigger input (falling edge of input signal to the TAiin pin) |
|  |  | External trigger input (rising edge of input signal to the TAiin pin) |
|  |  | Timer overflow (TB2/TAj/TAk overflow) |

Note: $\mathrm{j}=\mathrm{i}-1$, but $\mathrm{j}=4$ when $\mathrm{i}=0 ; \mathrm{k}=\mathrm{i}+1$, but $\mathrm{k}=0$ when $\mathrm{i}=4$.

Operation (1) If the TAiin pin input level changes from " H " to " L " with the count start flag set to " 1 ", the counter performs a down count on the count source. Also, the TAiout pin outputs an "H" level.
(2) The TAiout pin output level changes from " H " to " L " when a set time period elapses. At this time, the timer Ai interrupt request bit goes to " 1 ".
(3) The counter reloads the content of the reload register every time PWM pulses are output for one cycle, and continues counting.
(4) Setting the count start flag to " 0 " causes the counter to hold its value and to stop. Also, the TAiout pin outputs an "L" level.
Note - The period of PWM pulses becomes $(m+1) X\left(2^{8}-1\right) / \mathrm{fi}$, and the "H" level pulse width becomes $n \mathrm{X}(\mathrm{m}+1)$ / fi. If " 0016 " is set in the eight higher-order bits of the timer Ai register, the pulse width modulator does not work, and the TAiout pin output level remains at "L".
(fi : frequency of the count source $\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32, \mathrm{fc} 32 ; \mathrm{n}$ : value of the timer)

- When a trigger is generated, the TAiout pin outputs "L" level of same amplitude as "H" level of the set PWM pulse, after which it starts PWM pulse output.


Figure 2.2.26. Operation timing of pulse width modulation mode, with 8-bit PWM mode selected


Figure 2.2.27. Set-up procedure of pulse width modulation mode, 8-bit PWM mode selected

### 2.2.13 Precautions for Timer A (timer mode)

(1) To clear reset, the count start flag is set to " 0 ". Set a value in the timer Ai register, then set the flag to " 1 ".
(2) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing shown in Figure 2.2.28 gets "FFFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.


Figure 2.2.28. Reading timer Ai register

### 2.2.14 Precautions for Timer A (event counter mode)

(1) To clear reset, the count start flag is set to " 0 ". Set a value in the timer Ai register, then set the flag to " 1 ".
(2) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing shown in Figure 2.2.29 gets "FFFF16" by underflow or " 000016 " by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
(3) Please note the standards for the differences between the 2 pulses used in the 2-phase pulse signals input signals to the TAiln pin and TAiout pin ( $\mathrm{i}=2,3,4$ ), as shown in Figure 2.2.30.
(4) When free run type is selected, if count is stopped, set a value in the timer Ai register again.


Figure 2.2.29. Reading timer Ai register


Figure 2.2.30. Standard of 2-phase pulses

### 2.2.15 Precautions for Timer A (one-shot timer mode)

(1) To clear reset, the count start flag is set to " 0 ". Set a value in the timer Ai register, then set the flag to " 1 ".
(2) Setting the count start flag to " 0 " while a count is in progress causes as follows:

- The counter stops counting and a content of reload register is reloaded.
- The TAiout pin outputs "L" level.
- The interrupt request is generated and the timer Ai interrupt request bit goes to " 1 ".
(3) The output from the one-shot timer synchronizes with the count source generated internally. Therefore, when an external trigger has been selected, a delay of one cycle of the maximum count source occurs between the trigger input to the TAiln pin and the one-shot timer output.
(4) The timer Ai interrupt request bit goes to " 1 " if the timer's operation mode is set using any of the following procedures:
- Selecting one-shot timer mode after reset.
- Changing operation mode from timer mode to one-shot timer mode.
- Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to " 0 " after the above listed changes have been made.
(5) If a trigger occurs while a count is in progress, after the counter performs one down count following the reoccurrence of a trigger, the reload register contents are reloaded, and the count continues. To generate a trigger while a count is in progress, generate the second trigger after an elapse longer than one cycle of the timer's count source after the previous trigger occurred.


Figure 2.2.31. One-shot timer delay

### 2.2.16 Precautions for Timer A (pulse width modulation mode)

(1) To clear reset, the count start flag is set to " 0 ". Set a value in the timer Ai register, then set the flag to " 1 ".
(2) The timer Ai interrupt request bit becomes " 1 " if setting operation mode of the timer in compliance with any of the following procedures:

- Selecting PWM mode after reset.
- Changing operation mode from timer mode to PWM mode.
- Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to " 0 " after the above listed changes have been made.
(3) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiout pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to " 1 ". If the TAiout pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes " 1 ".

### 2.3 Timer B

### 2.3.1 Overview

The following is an overview for timer B, a 16-bit timer.

## (1) Mode

Timer B operates in one of three modes:

## (a) Timer mode

The internal count source is counted.

- Operation in timer mode


## (b) Event counter mode

The number of pulses coming from outside and the number of the timer overflows are counted.

- Operation in event counter mode


## (c) Pulse period measurement/pulse width measurement mode

External pulse period or external pulse widths are measured. If pulse period measurement mode is selected, the periods of input pulses are continuously measured. If pulse width measurement mode is selected, widths of "H" level pulses and those of "L" level pulses are continuously measured.

- Operation in pulse period measurement mode
- Operation in pulse width measurement mode P222


## (2) Count source

An internal count source can be selected from f1,f8, f32, and fc32. f1, f8, and f 32 are clocks obtained by dividing the CPU main clock by 1,8 , and 32 respectively. fC 32 is the clock obtained by dividing the CPU secondary clock by 32.

## (3) Frequency division ratio

The frequency division ratio equals [the value set in the timer register +1 ]. The counter underflows when a count source equal to a frequency division ratio is input, and an interrupt request occurs.

## (4) Reading the timer

In timer mode or event counter mode, the count value at the time of reading the timer register will be read. Read the register in 16-bit increments. In both the pulse period measurement mode and pulse width measurement mode, an indeterminate value is read until the second effective edge is input after a count is started, otherwise, the measurement results are read.

## (5) Writing to the timer

When writing to the timer register while a count is in progress, the value is written only to the reload register. When writing to the timer register while a count has stopped, the value is written both to the reload register and the count. Write the value in 16 -bit increments. The timer register cannot be written to in either the pulse period measurement mode or the pulse width measurement mode.
(6) Input to the timer and the direction register

To input an external signal to the timer, set the direction register of the relevant port to input.
(7) Pins related to timer $B$
(a) TB0in, TB1in, TB2in Input pins to timer B.

## (8) Registers related to timer B

Figure 2.3.1 shows the memory map of timer B-related registers. Figures 2.3 .2 and 2.3 .3 show timer B-related registers.

| 005A16 | Timer B0 interrupt control register (TBOIC) |
| :---: | :---: |
| 005B16 | Timer B1 interrupt control register (TB1IC) |
| 005C16 | Timer B2 interrupt control register (TB2IC) |
|  |  |
| $\begin{aligned} & 038016 \\ & 038116 \end{aligned}$ | Count start flag (TABSR) |
|  | Clock prescaler reset flag (CPSRF) |
|  |  |
| 039016 | Timer B0 (TB0) |
| 039116 |  |
| 039216 | Timer B1 (TB1) |
| 039316 |  |
| 039416 | Timer B2 (TB2) |
| 039516 |  |
|  |  |
| 039B16 | Timer B0 mode register (TBOMR) |
| 039C16 | Timer B1 mode register (TB1MR) |
| 039D16 | Timer B2 mode register (TB2MR) |

Figure 2.3.1. Memory map of timer B-related registers

Timer Bi mode register


Note 1: Timer B0
Note 2: Timer B1, timer B2.

Figure 2.3.2. Timer B-related registers (1)

## Timer Bi register (Note)



Note: Read and write data in 16-bit units.

Count start flag


Clock prescaler reset flag


Figure 2.3.3. Timer B-related registers (2)

### 2.3.2 Operation of Timer B (timer mode)

In timer mode, choose functions from those listed in Table 2.3.1. Operations of the circled items are described below. Figure 2.3 .4 shows the operation timing, and Figure 2.3 .5 shows the set-up procedure.

Table 2.3.1. Choosed functions

| Item | Set-up |  |
| :---: | :--- | :--- |
| Count source | $\mathbf{O}$ | Internal count source (f1 / f8 / f32 / fc32) |

Operation (1) Setting the count start flag to "1" causes the counter to perform a down count on the count source.
(2) If an underflow occurs, the content of the reload register is reloaded, and the counter continues counting. At this time, the timer Bi interrupt request bit goes to " 1 ".
(3) Setting the count start flag to " 0 " causes the counter to hold its value and to stop.


Figure 2.3.4. Operation timing of timer mode

## Selecting timer mode and functions



Setting divide ratio


Setting clock prescaler reset flag
(This function is effective when fc32 is selected as the count source. Reset the prescaler for generating fc32 by dividing the Xcin by 32.)


Clock prescaler reset flag [Address 038116]
CPSRF
Clock prescaler reset flag
0 : No effect
1 : Prescaler is reset (When read, the value is " 0 ")

## Setting count start flag



Start count

Figure 2.3.5. Set-up procedure of timer mode

### 2.3.3 Operation of Timer B (event counter mode)

In event counter mode, choose functions from those listed in Table 2.3.2. Operations of the circled items are described below. Figure 2.3 .6 shows the operation timing, and Figure 2.3 .7 shows the set-up procedure.

Table 2.3.2. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | $\mathbf{O}$ | Input signal to the TBiin pin (counting falling edges) |
|  |  | Input signal to the TBiin pin (counting rising edges) |
|  |  | Input signal to the TBiin pin (counting rising edges and falling edges) |
|  |  | Timer overflow(TBj overflow) |

Note: $\mathrm{j}=\mathrm{i}-1$, but $\mathrm{j}=2$ when $\mathrm{i}=0$

Operation (1) Setting the count start flag to "1" causes the counter to count the falling edges of the count source.
(2) If an underflow occurs, the content of the reload register is reloaded, and the count continues. At this time, the timer Bi interrupt request bit goes to " 1 ".
(3) Setting the count start flag to "0" causes the counter to hold its value and to stop.


Figure 2.3.6. Operation timing of event counter mode


Figure 2.3.7. Set-up procedure of event counter mode

### 2.3.4 Operation of Timer B (pulse period measurement mode)

In pulse period/pulse width measurement mode, choose functions from those listed in Table 2.3.3. Operations of the circled items are described below. Figure 2.3 .8 shows the operation timing, and Figure 2.3.9 shows the set-up procedure.

Table 2.3.3. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | $\mathbf{O}$ | Internal count source ( $\mathrm{f} 1 / \mathrm{f} 8 / \mathrm{f} 32 / \mathrm{fc} 32$ ) |
| Measurement <br> mode | $\mathbf{O}$ | Pulse period measurement (interval between measurement pulse falling edge to falling edge) |
|  |  | Pulse period measurement (interval between measurement pulse rising edge to rising edge) |
|  |  | Pulse width measurement (interval between measurement pulse falling edge to rising edge, <br> and between rising edge to falling edge) |

Operation (1) Setting the count start flag to "1" causes the counter to start counting the count source.
(2) If a measurement pulse changes from " H " to " L ", the value of the counter goes to " 000016 ", and measurement is started. In this instance, an indeterminate value is transferred to the reload register. The timer Bi interrupt request is not generated.
(3) If a measurement pulse changes from " H " to " L " again, the value of the counter is transferred to the reload register, and the timer Bi interrupt request bit goes to " 1 ". Then the value of the counter becomes "000016", and the measurement is started again.

Note - The timer Bi interrupt request bit goes to " 1 " when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the timer Bi overflow flag within the interrupt routine.

- The value of the counter at the beginning of a count is indeterminate. Thus there can be instances in which the timer Bi overflow flag goes to " 1 " immediately after a count is performed.
- The timer Bi overflow flag goes to "0" if timer Bi mode register is written to when the count start flag is " 1 ". This flag cannot be set to " 1 " by software.


Figure 2.3.8. Operation timing of pulse period measurement mode

Selecting pulse period / pulse width measurement mode and functions


## 

Setting clock prescaler reset flag
(This function is effective when fc32 is selected as the count source. Reset the prescaler for generating fc32 by dividing the XCIN by 32.)


Clock prescaler reset flag [Address 038116]
CPSRF
Clock prescaler reset flag
0 : No effect
1 : Prescaler is reset (When read, the value is " 0 ")


Figure 2.3.9. Set-up procedure of pulse period measurement mode

### 2.3.5 Operation of Timer B (pulse width measurement mode)

In pulse period/pulse width measurement mode, choose functions from those listed in Table 2.3.4. Operations of the circled items are described below. Figure 2.3.10 shows the operation timing, and Figure 2.3.11 shows the set-up procedure.

Table 2.3.4. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Count source | $\mathbf{O}$ | Internal count source ( $\mathrm{f}_{1} / \mathrm{f} 8 / \mathrm{f} 32 / \mathrm{fc} 32$ ) |
| Measurement <br> mode |  | Pulse period measurement (interval between measurement pulse falling edge to falling edge) |
|  |  | Pulse period measurement (interval between measurement pulse rising edge to rising edge) |
|  | $\mathbf{0}$ | Pulse width measurement (interval between measurement pulse falling edge to rising edge, <br> and between rising edge to falling edge) |

Operation (1) Setting the count start flag to "1" causes the counter to start counting the count source.
(2) If an effective edge of a pulse to be measured is input, the value of the counter goes to " 000016 ", and measurement is started. In this instance, an indeterminate value is transferred to the reload register. The timer Bi interrupt request is not generated.
(3) If an effective edge of a pulse to be measured is input again, the value of the counter is transferred to the reload register, and the timer Bi interrupt request bit goes to " 1 ". Then the value of the counter becomes "000016", and measurement is started again.

Note - The timer Bi interrupt request bit goes to " 1 " when an effective edge of a pulse to be measured is input or timer Bi overflows. The factor of interrupt request can be determined by use of the timer Bi overflow flag within the interrupt routine.

- The value of the counter at the beginning of a count is indeterminate. Thus there can be instances in which the timer Bi overflow flag goes to " 1 " immediately after a count is performed.
- The timer Bi overflow flag goes to " 0 " if timer Bi mode register is written to when the count start flag is " 1 ". This flag cannot be set to " 1 " by software.


Figure 2.3.10. Operation timing of pulse width measurement mode

Selecting pulse period / pulse width measurement mode and functions


Setting clock prescaler reset flag
(This function is effective when fc32 is selected as the count source. Reset the prescaler for generating fc32 by dividing the XCIN by 32.)


Clock prescaler reset flag [Address 038116] CPSRF

Clock prescaler reset flag
0 : No effect
1 : Prescaler is reset (When read, the value is " 0 ")


## Start count

:
Clearing overflow flag


Timer Bi mode register ( $\mathrm{i}=0$ to 2) [Address 039B16 to 039D16] TBiMR ( $\mathrm{i}=0$ to 2 )
Timer Bi overflow flag
0 : Timer did not overflow

Figure 2.3.11. Set-up procedure of pulse width measurement mode

### 2.3.6 Precautions for Timer B (timer mode, event counter mode)

(1) To clear reset, the count start flag is set to " 0 ". Set a value in the timer Bi register, then set the flag to " 1 ".
(2) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing shown in Figure 2.3.12 gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.


Figure 2.3.12. Reading timer Bi register

### 2.3.7 Precautions for Timer B (pulse period/pulse width measurement mode)

(1) The timer Bi interrupt request bit goes to " 1 " when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the timer Bi overflow flag within the interrupt routine.
(2) If the timer overflow occurs simultaneously with the input of a measurement pulse, and if the interrupt factor cannot be determined from the timer Bi overflow flag, connect the timers and count the number of overflows.
(3) When reset, the timer Bi overflow flag goes to " 1 ". This flag can be set to " 0 " by writing to the timer Bi mode register when the count start flag is " 1 ".
(4) Use the timer Bi interrupt request bit to detect only overflows. Use the timer Bi overflow flag only to determine the interrupt factor within the interrupt routine.
(5) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
(6) The value of the counter is indeterminate at the beginning of a count. Therefore the timer Bi overflow flag may go to "1" immediately after a count is started.
(7) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to " 1 ".
(8) If the input signal to the TBiln pin is affected by noise, precise measurement may not be performed in some cases. It is recommended to see that measurements fall within a specific range by use of software.
(9) For pulse width measurement, pulse widths are successively measured. Use software to check whether the measurement result is an "H" level width or an "L" level width.

### 2.4 Clock-Synchronous Serial I/O

### 2.4.1 Overview

Clock-synchronous serial I/O carries out 8-bit data communications in synchronization with the clock. The following is an overview of the clock-synchronous serial I/O.
(1) Transmission/reception format

8-bit data
(2) Transfer rate

If the internal clock is selected as the transfer clock, the divide-by-2 frequency, resulting from the bit rate generator division, becomes the transfer rate. The bit rate generator count source can be selected from the following: f1, f8, and f32. Clocks f1, f8, and f32 are derived by dividing the CPU's main clock by 1,8 , and 32 respectively.
Furthermore, if an external clock is selected as the transfer clock, the clock frequency input to the CLK pin becomes the transfer rate.
(3) Error detection

Only overrun error can be detected. Overrun error is an error that occurs when the next data is made ready before the reception buffer register is read.
(4) How to deal with an error

When receiving data, read an error flag and reception data simultaneously to determine which error has occurred. If the data read is erroneous, initialize the error flag and the UARTi receive buffer register, then receive the data again.

## To initialize the UARTi receive buffer register

1. Set the receive enable bit to " 0 " (disable reception).
2. Set the serial I/O mode select bit to "0002" (invalid serial I/O).
3. Set the serial I/O mode select bit.
4. Set the receive enable bit to " 1 " again (enable reception).

To transmit data again due to an error on the reception side, set the UARTi transmit buffer register again, then transmit the data again.

## To set the UARTi transmit buffer register again

1. Set the serial I/O mode select bits to "0002" (invalidate serial I/O).
2. Set the serial I/O mode select bits again.
3. Set the transmit enable bit to " 1 " (enable transmission), then set transmission data in the UARTi transmit buffer register.
(5) Function selection

For clock-synchronous serial I/O, the following functions can be selected:
(a) $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function

In the CTS function, an external IC can start transmission/reception by inputting an "L" level to the $\overline{C T S}$ pin. The CTS pin input level is detected when transmission/reception starts. Therefore, if the level is set to "H" during transmission/reception, it will stop from the next data.
The RTS function informs an external IC that RTS is reception-ready and has changed to "L". RTS goes to " H " at the falling edge of the transfer clock.
The clock-synchronous serial I/O has three types of CTS/RTS functions to choose from:

- $\mathrm{CTS} /$ RTS functions disabled $\overline{\mathrm{CTS}} / \mathrm{RTS}$ pin is a programmable I/O port.
- $\overline{\mathrm{CTS}}$ function only enabled $\overline{\mathrm{CTS}} / \mathrm{RTS}$ pin performs the $\overline{\mathrm{CTS}}$ function.
- $\overline{R T S}$ function only enabled $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ pin performs the $\overline{\mathrm{RTS}}$ function.


## (b) Function for choosing polarity

This function switches the polarity of the transfer clock. The following operations are available:

- Data is input at the falling edge of the transfer clock, and is output at the rising edge.
- Data is input at the rising edge of the transfer clock, and is output at the falling edge.
(c) Function for choosing which bit to transmit first

This function is to choose whether to transmit data from bit 0 or from bit 7 . Choose either of the following:

- LSB first Data is transmitted from bit 0.
- MSB first Data is transmitted from bit 7.


## (d) Function for choosing successive reception mode

Successive reception mode is a mode in which reading the receive buffer register makes the recep-tion-enabled status ready. In this mode, there is no need to write dummy data to the transmit buffer register so as to make the reception-enabled status ready. But at the time of starting reception, read the receive buffer register into a dummy manner.

- Normal mode Writing dummy data to the transmit buffer register makes the reception enabled status ready.
- Successive reception mode Reading the reception buffer register makes the reception-enabled status ready.


## (e) Function for outputting transfer clock to multiple pins

This function is to switch among pins to output the transfer clock. This function is effective only when selecting the internal clock. Switching among pins for outputting the transfer clock allows data transmission to two external ICs in a time-sharing manner.

## (f) Function for choosing a transmission interrupt factor

The timing to generate a transmission interrupt can be selected from the following: the instant the transmission buffer is emptied or the instant the transmission register is emptied. When transmission buffer empty timing is selected, an interrupt occurs when transmitted data is moved from the transmission buffer to the transmission register. Therefore, data can be transmitted in succession. When transmission register empty timing is selected, an interrupt occurs when data transmission is complete.

Following are some examples in which various functions (a) through (f) are selected:

- Transmission Operation WITH: CTS function, transmission at falling edge of transfer clock, LSB First, interrupt at instant transmission buffer is emptied; WITHOUT transfer clock output to multiple pins function
- Transmission Operation WITH: $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function disabled, transmission at falling edge of transfer clock, LSB First, interrupt at instant transmission is completed; WITH transfer clock output to multiple pins function (UART0 selection available)
- Reception WITH: RTS function, reception at falling edge of transfer clock, LSB First, successive reception mode disabled; WITHOUT transfer clock output to multiple pins function P240
(6) Input to the serial I/O and the direction register

To input an external signal to the serial I/O, set the direction register of the relevant port to input.
(7) Pins related to the serial I/O

- CTS0, CTS1 pins Input pins for the CTS function
- RTS0, RTS1 pins Output pins for the RTS function
- CLK0, CLK1 pins Input/output pins for the transfer clock
- RxD0, RxD1 pins Input pins for data
- TxD0, TxD1 pins Output pins for data.
- CLKS1 pin

Output pin for transfer clock. Can be used as transfer clock output pin in the transfer clock output to multiple pins function.

## (8) Registers related to the serial I/O

Figure 2.4.1 shows the memory map of serial I/O-related registers, and Figures 2.4.2 to 2.4 .4 show serial I/O-related registers.

| 005116 | UART0 transmit interrupt control register (SOTIC) |
| :---: | :---: |
| 005216 | UART0 receive interrupt control register (SORIC) |
| 005316 | UART1 transmit interrupt control regster(S1TIC) |
| 005416 | UART1 receive interrupt control register(S1RIC) |
|  |  |
| 03 AO 16 | UART0 transmit/receive mode register (U0MR) |
| 03 A 116 | UART0 bit rate generator (U0BRG) |
| $03 A 316$ | UART0 transmit buffer register (U0TB) |
| 03 A 416 | UART0 transmit/receive control register 0 (U0C0) |
| 03 A 516 | UART0 transmit/receive control register 1 (U0C1) |
| $\begin{aligned} & 03 A 616 \\ & 03 A 716 \end{aligned}$ | UART0 receive buffer register (U0RB) |
| 03 A 816 | UART1 transmit/receive mode register (U1MR) |
| 03 A 916 | UART1 bit rate generator (U1BRG) |
| $\begin{aligned} & 03 A_{A 16} \\ & 03 A B 16 \end{aligned}$ | UART1 transmit buffer register (U1TB) |
| 03 AC 16 | UART1 transmit/receive control register 0 (U1C0) |
| 03AD16 | UART1 transmit/receive control register 1 (U1C1) |
| $\begin{aligned} & 03 A E_{16} \\ & 03 A F_{16} \end{aligned}$ | UART1 receive buffer register (U1RB) |
| 03B016 | UART transmit/receive control register 2 (UCON) |
| 03B116 |  |

Figure 2.4.1. Memory map of serial I/O-related registers

## UARTi transmit buffer register



UARTi receive buffer register


UARTi bit rate generator



Figure 2.4.2. Serial I/O-related registers (1)

## UARTi transmit/receive mode register



UARTi transmit/receive control register 0


Figure 2.4.3. Serial I/O-related registers (2)

## UARTi transmit/receive control register 1



UART transmit/receive control register 2


Figure 2.4.4. Serial I/O-related registers (3)

### 2.4.2 Operation of Serial I/O (transmission in clock-synchronous serial I/O mode)

In transmitting data in clock-synchronous serial I/O mode, choose functions from those listed in Table 2.4.1. Operations of the circled items are described below. Figure 2.4 .5 shows the operation timing, and Figures 2.4.6 and 2.4.7 show the set-up procedures.

Table 2.4.1. Choosed functions

| Item | Set-up |  | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer clock source | 0 | Internal clock (f1/f8 / f32) | Transmission interrupt factor | 0 | Transmission buffer empty |
|  |  | External clock (CLKi pin) |  |  | Transmission complete |
| $\overline{\text { CTS }}$ function | 0 | $\overline{\mathrm{CTS}}$ function enabled | Output transfer clock | 0 | Not selected |
|  |  | $\overline{\mathrm{CTS}}$ function disabled |  |  | Selected |
| CLK polarity | 0 | Output transmission data at the falling edge of the transfer clock |  |  |  |
|  |  | Output transmission data at the rising edge of the transfer clock |  |  |  |
| Transfer clock | 0 | LSB first |  |  |  |
|  |  | MSB first |  |  |  |

Note: This can be selected only when UART1 is used in combination with the internal clock. When this function is selected, UART1 CTS/RTS function cannot be utilized. Set the UART1 CTS/RTS disable bit to "1".

Operation (1) Setting the transmit enable bit to " 1 " and writing transmission data to the UARTi transmit buffer register makes data transmissible status ready.
(2) When input to the CTSi pin goes to "L" level, transmission starts (the CTSi pin must be controlled on the reception side).
(3) In synchronization with the first falling edge of the transfer clock, transmission data held in the UARTi transmit buffer register is transmitted to the UARTi transmit register. At this time, the UARTi transmit interrupt request bit goes to " 1 ". Also, the first bit of the transmission data is transmitted from the TxDi pin. Then the data is transmitted bit by bit from the lower order in synchronization with the falling edges.
(4) When transmission of 1-byte data is completed, the transmit register empty flag goes to " 1 ", which indicates that transmission is completed. The transfer clock stops at "H" level.
(5) If the next transmission data is set in the UARTi transmit buffer register while transmission is in progress (before the eighth bit has been transmitted), the data is transmitted in succession.

## Example of wiring



## Example of operation



Shown in ( ) are bit symbols.
The above timing applies to the following settings:

- Internal clock is selected.
- CTS function is selected.
- CLK polarity select bit = " 0 "
- Transmit interrupt cause select bit = "0".

Figure 2.4.5. Operation timing of transmission in clock-synchronous serial I/O mode


Figure 2.4.6. Set-up procedure of transmission in clock-synchronous serial I/O mode (1)


Figure 2.4.7. Set-up procedure of transmission in clock-synchronous serial I/O mode (2)

### 2.4.3 Operation of the Serial I/O (transmission in clock-synchronous serial I/O mode, transfer clock output from multiple pins function selected)

In transmitting data in clock-synchronous serial I/O mode, choose functions from those listed in Table 2.4.2. Operations of the circled items are described below. Figure 2.4 .8 shows the operation timing, and Figures 2.4.9 and 2.4.10 show the set-up procedures.

Table 2.4.2. Choosed functions

| Item | Set-up |  | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer clock source | 0 | Internal clock ( $\mathrm{f}_{1} / \mathrm{f8} / \mathrm{f} 32$ ) | Transmission interrupt factor |  | Transmission buffer empty |
|  |  | External clock (CLKi pin) |  | 0 | Transmission complete |
| $\overline{\mathrm{CTS}}$ function |  | $\overline{\mathrm{CTS}}$ function enabled | Output transfer clock to multiple pins (Note 1) |  | Not selected |
|  | 0 | $\overline{\mathrm{CTS}}$ function disabled |  | 0 | Selected |
| CLK polarity | 0 | Output transmission data at the falling edge of the transfer clock |  |  |  |
|  |  | Output transmission data at the rising edge of the transfer clock |  |  |  |
| Transfer clock | 0 | LSB first |  |  |  |
|  |  | MSB first |  |  |  |

Note 1: This can be selected only when UART1 is used in combination with the internal clock. When this function is selected, UART1 CTS/RTS function cannot be utilized. Set the UART1 CTS/RTS disable bit to "1".

Operation (1) Setting the transmit enable bit to "1" makes data transmissible status ready.
(2) When transmission data is written to the UART1 transmit buffer register, transmission data held in the UART1 transmit buffer register is transmitted to the UART1 transmit register in synchronization with the first falling edge of the transfer clock. At this time, the first bit of the transmission data is transmitted from the TxD1 pin. Then the data is transmitted bit by bit from the lower order in synchronization with the falling edges of the transfer clock.
(3) When transmission of 1-byte data is completed, the transmit register empty flag goes to " 1 ", which indicates that the transmission is completed. The transfer clock stops at "H" level. At this time, the UART1 transmit interrupt request bit goes to "1".
(4) Setting CLK/CLKS select bit 1 to " 1 " and setting CLK/CLKS select bit 0 to " 1 " causes the CLKS1 pin to go to the transfer clock output pin. Change the transfer clock output pin when transmission is halted.

## Example of wiring



Note: This applies when performing only transmission with an internal clock selected in the clock synchronous serial I/O mode.

## Example of operation



Figure 2.4.8. Operation timing of transmission in clock-synchronous serial I/O mode, transfer clock output from multiple pins function selected

Setting UART1 transmit/receive mode register


Setting UART1 transmit/receive control register 0


```
UART1 transmit/receive control register 0 [Address 03AC 16] U1C0
BRG count source select bit
b1 b0
\(00: \mathrm{f} 1\) is selected
01 : f8 is selected
\(10: \mathrm{f} 32\) is selected
11 : Inhibited
Valid when bit 4 = "0"
Transmit register empty flag
0 : Data present in transmit register (during transmission)
1 : No data present in transmit register (transmission completed)
\(\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}\) disable bit
1 : \(\overline{\text { CTS } / R T S ~}\) function disabled
Data output select bit
0 : TXDi pin is CMOS output
1 : TxDi pin is N -channel open-drain output
CLK polarity select bit
0 : Transmission data is output at falling edge of transfer clock and reception data is input at rising edge
Transfer format select bit
0 : LSB first
```

Setting UART transmit/receive control register 2


Continued to the next page

Figure 2.4.9. Set-up procedure of transmission in clock-synchronous serial I/O mode, transfer clock output from multiple pins function selected (1)


Figure 2.4.10. Set-up procedure of transmission in clock-synchronous serial I/O mode, transfer clock output from multiple pins function selected (2)

### 2.4.4 Operation of Serial I/O (reception in clock-synchronous serial I/O mode)

In receiving data in clock-synchronous serial I/O mode, choose functions from those listed in Table 2.4.3. Operations of the circled items are described below. Figure 2.4.11 shows the operation timing, and Figures 2.4.12 and 2.4.13 show the set-up procedures.

Table 2.4.3. Choosed functions

| Item | Set-up |  | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer clock source |  | Internal clock (f1 / f8 / f32) | Continuous receive mode | 0 | Disabled |
|  | 0 | External clock (CLKi pin) |  |  | Enabled |
| $\overline{\text { RTS }}$ function | 0 | $\overline{\mathrm{RTS}}$ function enabled | Output transfer clock | 0 | Not selected |
|  |  | $\overline{\mathrm{RTS}}$ function disabled | (Note 1) |  | Selected |
| CLK polarity | 0 | Input reception data at the rising edge of the transfer clock |  |  |  |
|  |  | Input reception data at the falling edge of the transfer clock |  |  |  |
| Transfer clock | 0 | LSB first |  |  |  |
|  |  | MSB first |  |  |  |

Note 1: This can be selected only when UART1 is used in combination with the internal clock. When this function is selected, UART1 CTS/RTS function cannot be utilized. Set the UART1 CTS/RTS disable bit to "1".

Operation (1) Writing dummy data to the UARTi transmit buffer register, setting the receive enable bit to "1", and the transmit enable bit to " 1 ", makes the data receivable status ready. At this time, the output from the RTSi pin goes to " L " level, which informs the transmission side that the data receivable status is ready (output the transfer clock from the IC on the transmission side after checking that the RTS output has gone to "L" level).
(2) In synchronization with the first rising edge of the transfer clock, the input signal to the RxDi pin is stored in the highest bit of the UARTi receive register. Then, data is taken in by shifting right the content of the UARTi reception data in synchronization with the rising edges of the transfer clock.
(3) When 1-byte data lines up in the UARTi receive register, the content of the UARTi receive register is transmitted to the UARTi receive buffer register. The transfer clock stops at " H " level. At this time, the receive complete flag and the UARTi receive interrupt request bit goes to "1".
(4) The receive complete flag goes to " 0 " when the lower-order byte of the UARTi receive buffer register is read.

## Example of wiring

Microcomputer Transmitter side IC


## Example of operation



Shown in ( ) are bit symbols

The above timing applies to the following settings:

- External clock is selected.
- RTS function is selected.
- CLK polarity select bit $=$ " 0 ".
fEXT: frequency of external clock

Make sure that the following conditions are met when the CLKi pin input ="H" before data reception

- Transmit enable bit $\rightarrow$ "1"
- Receive enable bit $\rightarrow$ "1"
- Dummy data write to UARTi transmit buffer register

Figure 2.4.11. Operation timing of reception in clock-synchronous serial I/O mode


Figure 2.4.12. Set-up procedure of reception in clock-synchronous serial I/O mode (1)


Figure 2.4.13. Set-up procedure of reception in clock-synchronous serial I/O mode (2)

### 2.4.5 Precautions for Serial I/O (in clock-synchronous serial I/O)

Transmission/reception
(1) With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to " $L$ " when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect. Figure 2.4.14 shows an example of wiring.


Figure 2.4.14. Example of wiring

## Transmission

(1) With an external clock selected, perform the following set-up procedure with the CLKi pin input level $=$ " H " if the CLK polarity select bit $=$ " 0 " or with the CLKi pin input level = "L" if the CLK polarity select bit = " 1 ":

1. Set the transmit enable bit (to "1")
2. Write transmission data to the UARTi transmit buffer register
3. "L" level input to the CTSi pin (when the CTS function is selected)

Reception (1) In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin (transmission pin) when receiving data.
(2) With the internal clock selected, setting the transmit enable bit to "1" (transmission-enabled status) and setting dummy data in the UARTi transmission buffer register generates a shift clock.

With the external clock selected, a shift clock is generated when the transmit enable bit is set to "1", dummy data is set in the UARTi transmit buffer register, and the external clock is input to the CLKi pin.
(3) In receiving data in succession, an overrun error occurs when the next reception data is made ready in the UARTi receive register with the receive complete flag set to "1" (before the content of the UARTi receive buffer register is read), and overrun error flag is set to " 1 ". In this instance, the next data is written to the UARTi receive buffer register, so handle with this problem by writing programs on transmission side and reception side so that the previous data is transmitted again.
If an overrun error occurs, the UARTi receive interrupt request bit does not go to " 1 ".
(4) To receive data in succession, set dummy data in the lower-order byte of the UARTi transmit buffer register every time reception is made.
(5) With an external clock selected, perform the following set-up procedure with the CLKi pin input level $=$ " H " if the CLK polarity select bit $=$ " 0 " or with the CLKi pin input level = "L" if the CLK polarity select bit = " 1 ":

1. Set receive enable bit (to "1")
2. Set transmit enable bit (to " 1 ")
3. Write dummy data to the UARTi transmit buffer register
(6) Output from the RTS pin goes to "L" level as soon as the receive enable bit is set to " 1 ". This is not related to the content of the transmit buffer empty flag or the content of the transmit enable bit.

Output from the RTS pin goes to "H" level when reception starts, and goes to "L" level when reception is completed. This is not related to the content of the transmit buffer empty flag or the content of the receive complete flag.

### 2.5 Clock-Asynchronous Serial I/O (UART)

### 2.5.1 Overview

UART handles communications by means of character-by-character synchronization. The transmission side and the reception side are independent of each other, so full-duplex communication is possible. The following is an overview of the clock-asynchronous serial I/O.

## (1) Transmission/reception format

Figure 2.5.1 shows the transmission/reception format, and Table 2.5.1 shows the names and functions of transmission data.

| Transfer data length : 7 bits | - 1ST-7DATA - 1SP |
| :---: | :---: |
|  | - 1ST - 7DATA - 2SP |
|  | - 1ST - 7DATA - 1PAR - 1SP |
|  | - 1ST - 7DATA - 1PAR - 2SP |
| Transfer data length : 8 bits | - 1ST - 8DATA |
|  | -1ST - 8DATA - 2SP |
|  | - 1ST - 8DATA - 1PAR - 1SP |
|  | - 1ST - 8DATA - 1PAR - 2SP |
| Transfer data length : 9 bits | - 1ST - 9DATA - 1SP |
|  | - 1ST - 9DATA - 2SP |
|  | - 1ST - 9DATA - 1PAR - 1SP |
|  | - 1ST - 9DATA - 1PAR - 2SP |

ST : Start bit
DATA : Character bit (Transfer data)
PAR : Parity bit
SP : Stop bit

Figure 2.5.1. Transmission/reception format

Table 2.5.1. Transmission data names and functions

| Name | Function |
| :--- | :--- |
| ST (start bit) | A 1-bit "L" signal to be added immediately before character bits. <br> This bit signals the start of data transmission. |
| DATA (character bits) | Transmission data set in the UARTi transmit buffer register. |
| PAR (parity bit) | A signal to be added immediately after character bits so as to increase data <br> reliability. The level of this signal so varies that the total number of 1's in <br> character bits and this bit always becomes even or odd depending on which <br> parity is chosen, even or odd. |
| SP (stop bit) | Either 1-bit or 2-bit "H" signal to be added immediately after character bits (after <br> the parity bit if parity is checked). This / they signals the end of data <br> transmission. |

## (2) Transfer rate

The divide-by-16 frequency, resulting from division in the bit rate generator (BRG), becomes the transfer rate. The count source for the bit rate generator can be selected from $f 1, f 8, f 32$, and the input from the CLK pin. Clocks $f 1, f 8$, f32 are derived by dividing the CPU's main clock by 1,8 , and 32 respectively.

Table 2.5.2. Example of baud rate setting

| Baud rate (bps) | BRG's count source | System clock : 10 MHz |  | System clock : 7.3728 MHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BRG's set value : n | Actual time (bps) | BRG's set value : n | Actual time (bps) |
| 600 | f8 | 129 (8116) | 600 | 95 (5F16) | 600 |
| 1200 | f8 | 64 (4016) | 1201 | 47 (2F16) | 1200 |
| 2400 | f8 | 32 (2016) | 2367 | 23 (1716) | 2400 |
| 4800 | $f 1$ | 129 (8116) | 4807 | 95 (5F16) | 4800 |
| 9600 | $f 1$ | 64 (4016) | 9615 | 47 (2F16) | 9600 |
| 14400 | $f 1$ | 42 (2A16) | 14534 | 31 (1F16) | 14400 |
| 19200 | $f 1$ | 32 (2016) | 18939 | 23 (1716) | 19200 |
| 28800 | $f 1$ | 21 (1516) | 28409 | 15 (F16) | 28800 |
| 31250 | $\mathrm{f}_{1}$ | 19 (1316) | 31250 |  |  |

## (3) An error detection

In clock-asynchronous serial I/O mode, detect errors are shown in Table 2.5.3.
Table 2.5.3. Error detection

| Type of error | Description | When the flag turns on | How to clear the flag |
| :---: | :---: | :---: | :---: |
| Overrun error | - This error occurs when the next data lines up before the content of the UARTi receive buffer register is read. <br> - The next data is written to the UARTi receive buffer register. <br> - The UARTi receive interrupt request bit does not go to "1". | The error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register. | - Set the serial I/O mode select bits to "0002". <br> - Set the receive enable bit to "0". |
| Framing error | - This error occurs when the stop bit falls short of the set number of stop bits. |  | - Set the serial I/O mode select bits to "0002". <br> - Set the receive enable bit to "0". <br> - Read the lower-order byte of the UARTi receive buffer register. |
| Parity error | - With parity enabled, this error occurs when the total number of 1's in character bits and the parity bit is different from the specified number. |  |  |
| Error-sum flag | - This flag turns on when any error (overrun, framing, or parity) is detected. |  | - When all error (overrun, framing, and parity) are removed, the flag is cleared. |

## (4) How to deal with an error

When receiving data, read an error flag and reception data simultaneously to determine which error has occurred. If the data read is erroneous, initialize the error flag and the UARTi receive buffer register, then receive the data again.

## To initialize the UARTi receive buffer register

1. Set the receive enable bit to "0" (disable reception).
2. Set the receive enable bit to " 1 " again (enable reception).

To transmit data again due to an error on the reception side, set the UARTi transmit buffer register again, then transmit the data again.

## To set the UARTi transmit buffer register again

1. Set the serial I/O mode select bits to "0002" (invalidate serial I/O).
2. Set the serial I/O mode select bits again.
3. Set the transmit enable bit to "1" (enable transmission), then set transmission data in the UARTi transmit buffer register.

## (5) Functions selection

In operating UART, the following functions can be used:
(a) $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function
$\overline{C T S}$ function is a function in which an external IC can start transmission/reception by means of inputting an "L" level to the CTS pin. The CTS pin input level is detected when transmission/reception starts, so if the level is gone to" H" while transmission/reception is in progress, transmission/reception stops at the next data.
RTS function is a function to inform an external IC that RTS pin output level has changed to " $L$ " when reception is ready. RTS regoes to "H" at the falling edge of the transfer clock.
When using clock-asynchronous serial I/O, choose one of three types of CTS/RTS functions.

- $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ functions disabled $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ pin is a programmable I/O port.
- $\overline{\mathrm{CTS}}$ function only enabled $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ pin performs the $\overline{\mathrm{CTS}}$ function.
- $\overline{R T S}$ function only enabled $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ pin performs the $\overline{\mathrm{RTS}}$ function.


## (b) Sleep mode

Sleep mode is a mode in which data is transferred to a particular microcomputer among those connected by use of clock-asynchronous serial I/O devices.

## (c) Data logic select function

This function is to reserve data when writing to transmit buffer register or reading from receive buffer register.

The following are examples in which functions (a) to (c) are chosen:

- Transmission WITH: CTS function, WITHOUT: other functions

P254

- Reception WITH: $\overline{R T S}$ function, WITHOUT: other functions ................................................... P258
(6) Input to the serial I/O and the direction register

To input an external signal to the serial I/O, set the direction register of the relevant port to input.
(7) Pins related to the serial I/O

- $\overline{\mathrm{CTS} 0}, \overline{\mathrm{CTS} 1}$ pins $\quad$ Input pins for the CTS function
- RTS0, RTS1 pins :Output pins for the RTS function
- CLKo, CLK1 pins
- RxD0, RxD1 pins
:Input pins for data
- TxD0, TxD1 pins
:Output pins for data/
(8) Registers related to the serial I/O

Figure 2.5 .2 shows the memory map of serial I/O-related registers, and Figures 2.5.3 to 2.5 .5 show UARTi-related registers.

| 005116 | UART0 transmit interrupt control register (SOTIC) |
| :---: | :---: |
| 005216 | UART0 receive interrupt control register (SORIC) |
| 005316 | UART1 transmit interrupt control regster(S1TIC) |
| 005416 | UART1 receive interrupt control register(S1RIC) |
|  |  |
| 03A016 | UART0 transmit/receive mode register (U0MR) |
| 03A116 | UART0 bit rate generator (U0BRG) |
| $03 A 216$ $03 A 316$ | UART0 transmit buffer register (U0TB) |
| 03A416 | UART0 transmit/receive control register 0 (U0C0) |
| 03A516 | UART0 transmit/receive control register 1 (U0C1) |
| 03A616 | UART0 receive buffer register (U0RB) |
| 03A716 |  |
| 03 A 16 | UART1 transmit/receive mode register (U1MR) |
| 03 A 916 | UART1 bit rate generator (U1BRG) |
| 03AA16 | UART1 transmit buffer register (U1TB) |
| 03AB16 |  |
| 03AC16 | UART1 transmit/receive control register 0 (U1C0) |
| 03AD16 | UART1 transmit/receive control register 1 (U1C1) |
| 03AE16 | UART1 receive buffer register (U1RB) |
| 03AF16 |  |
| 03B016 | UART transmit/receive control register 2 (UCON) |

Figure 2.5.2. Memory map of UARTi-related registers

## UARTi transmit buffer register



UARTi receive buffer register


UARTi bit rate generator

$\left.\begin{array}{l}\text { Symbol } \\ \text { U0BRG } \\ \text { U1BRG }\end{array} \begin{array}{c|c|c|}\text { Address } \\ \text { 03A116 } \\ \text { 03A916 }\end{array} \quad \begin{array}{c}\text { When reset } \\ \text { Indeterminate } \\ \text { Indeterminate }\end{array}\right]$

Figure 2.5.3. UARTi-related registers (1)

## UARTi transmit/receive mode register



UARTi transmit/receive control register 0


Figure 2.5.4. UARTi-related registers (2)

UARTi transmit/receive control register 1


UART transmit/receive control register 2


Figure 2.5.5. UARTi-related registers (3)

### 2.5.2 Operation of Serial I/O (transmission in UART mode)

In transmitting data in UART mode, choose functions from those listed in Table 2.5.4. Operations of the circled items are described below. Figure 2.5.6 shows the operation timing, and Figures 2.5.7 and 2.5.8 show the set-up procedures.

Table 2.5.4. Choosed functions

| Item | Set-up |  |
| :--- | :---: | :--- |
| Transfer clock <br> source | $\mathbf{0}$ | Internal clock (f1 / f8 / f32) |
|  |  | External clock (CLKi pin) |
| ${\hline \multirow{11}{}}{ } \mathrm{F}$ function $}$ | $\mathbf{0}$ | $\overline{\mathrm{CTS}}$ function enabled |
|  |  | $\overline{\mathrm{CTS}}$ function disabled |
| Transmission <br> interrupt factor |  | Transmission buffer empty |
|  | $\mathbf{0}$ | Transmission complete |
| Sleep mode | $\mathbf{0}$ | Sleep mode off |
|  |  | Sleep mode selected |

Operation (1) Setting the transmit enable bit to " 1 " and writing transmission data to the UARTi transmit buffer register readies the data transmissible status.
(2) When input to the CTSi pin goes to "L", transmission starts (the CTSi pin needs to be controlled on the reception side).
(3) Transmission data held in the UARTi transmit buffer register is transmitted to the UARTi transmit register. At this time, the first bit (the start bit) of the transmission data is transmitted from the TxDi pin. Then, data is transmitted, bit by bit, in sequence: LSB, $\cdots$, MSB, parity bit, and stop bit(s).
(4) When the stop bit(s) is (are) transmitted, the transmit register empty flag goes to " 1 ", which indicates that transmission is completed. At this time, the UARTi transmit interrupt request bit goes to "1". The transfer clock stops at "H" level.
(5) If the transmission condition of the next data is ready when transmission is completed, a start bit is generated following to stop bit(s), and the next data is transmitted.

## Example of wiring



## Example of operation



Figure 2.5.6. Operation timing of transmission in UART mode

Setting UARTi transmit/receive mode register (i=0, 1)
$\mathrm{b7}$

| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

UART1 transmit/receive mode register U1MR [Address 03A8 16]
Serial I/O mode select bit b2 b1 b0
101 : Transfer data 8 bits long
Internal/external clock select bit
0 : Internal clock
Stop bit length select bit
0 : One stop bit
Odd/even parity select bit (Valid when bit $6=" 1 "$ )
0 : Odd parity
Parity enable bit
1 : Parity enabled
Sleep select bit
0 : Invalid

Setting UARTi transmit/receive control register $0(i=0,1)$

b1 b0
$00: \mathrm{f} 1$ is selected
01 : f8 is selected
$0:$ f32 is selected
11 : Inhibited
CTS/RTS function select bit (Valid when bit $4=$ " 0 ")
0 : CTS function is selected
Transmit register empty flag
0 : Data present in transmit register
(during transmission)
1 : No data present in transmit register (transmission completed)
$\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit
0 : CTS/RTS function enabled
Data output select bit
0 : TxDi pin is CMOS output
1: TxDi pin is N -channel open-drain output
-Must be " 0 " in UART mode
Must be " 0 " in UART mode

Setting UART transmit/receive control register 2


UART transmit/receive control register 2 UCON [Address 03B0 16]
UART0 transmit interrupt cause select bit 1: Transmission completed (TXEPT = 1)
-UART1 transmit interrupt cause select bit
1 : Transmission completed (TXEPT = 1)
Invalid in UART mode
Invalid in UART mode
Invalid in UART mode
Must be " 0 " in UART mode
Reserved bit
Fix "0" to this bit.

Figure 2.5.7. Set-up procedure of transmission in UART mode (1)


Figure 2.5.8. Set-up procedure of transmission in UART mode (2)

### 2.5.3 Operation of Serial I/O (reception in UART mode)

In receiving data in UART mode, choose functions from those listed in Table 2.5.5. Operations of the circled items are described below. Figure 2.5.9 shows the operation timing, and Figures 2.5.10 and 2.5.11 show the set-up procedures.

Table 2.5.5. Choosed functions

| Item | Set-up |  |
| :--- | :---: | :--- |
| Transfer clock <br> source |  | Internal clock (f1 / f8 / f32) |
|  | $\mathbf{0}$ | External clock (CLKi pin) |
| ${\hline \multirow{17}{}}{ } }$ | $\mathbf{0}$ | $\overline{\mathrm{RTS}}$ function enabled |
|  |  | $\overline{\mathrm{RTS}}$ function disabled |
| Sleep mode | $\mathbf{0}$ | Sleep mode off |
|  |  | Sleep mode selected |

Operation (1) Setting the receive enable bit to " 1 " readies data-receivable status. At this time, output from the RTSi pin goes to "L" level to inform the transmission side that the receivable status is ready.
(2) When the first bit (the start bit) of reception data is received from the RxDi pin, output from the $\overline{R T S}$ goes to "H" level. Then, data is received, bit by bit, in sequence: LSB, $\cdots$, MSB, and stop bit(s).
(3) When the stop bit(s) is (are) received, the content of the UARTi receive register is transmitted to the UARTi receive buffer register.
At this time, the receive complete flag goes to " 1 " to indicate that the reception is completed, the UARTi receive interrupt request bit goes to " 1 ", and output from the RTS pin goes to " $L$ " level.
(4) The receive complete flag goes to " 0 " when the lower-order byte of the UARTi receive buffer register is read.

## Example of wiring



## Example of operation



Figure 2.5.9. Operation timing of reception in UART mode


Figure 2.5.10. Set-up procedure of reception in UART mode (1)


Figure 2.5.11. Set-up procedure of reception in UART mode (2)

### 2.6 Serial I/O2

### 2.6.1 Overview

Serial I/O2 performs 8-bit data serial communication, synchronized with the clocks. In the automatic transfer serial I/O mode, serial communication of up to 256 bytes can be continuously performed without use of the CPU. The following is the Serial I/O2 overview.

## (1) Transfer format

Transfer format is 8-bit data.

## (2) Transfer rate

When selecting an internal clock as the transfer clock, the transfer rate is the division ratio selected by the internal synchronous clock selection bits. Any one of $f(X I N) / 4, f(X I N) / 8, f(X I N) / 16, f(X I N) / 32$, $f(X I N) / 64, f(X I N) / 128$ or $f(X I N) / 256$ can be selected by the internal synchronous clock selection bits. When selecting an external clock as the transfer clock, the transfer rate is the frequency of the clock input to the CLK pin.

## (3) Automatic transfer serial I/O mode

Clock synchronous communication, which does not depend on the CPU, can be continuously performed up to 256 bytes.

## (4) Selection function

The following selection functions can be applied to Serial I/O2.
(a) SstB2 output (for selecting internal synchronous clock)
-STB function invalid: SsTB2 output pin is used as a programmable I/O pin.
-STB function valid: SstB2 output pin functions as SstB2 or SstB2 output.

## (b) Sbusy2 input/output

- SBUSY2 input/output function invalid: SBUSY2 pin is used as a programmable I/O pin.
-SBUSY2 input/output function valid: Sbusy2 pin functions as input/output of SBUSY2 or SBUSY2.
(c) SRDY2 input/output
-SRDY2 input/output function invalid: SRDY2 pin is used as a programmable I/O pin.
-SRDY2 input/output function valid: SRDY2 pin functions as input/output of SRDY2 or $\overline{\text { SRDY2. }}$
(d) Sout2 P-channel output disable (invalid for P94 as I/O port)

The Sout2 output pin can be switched between C-MOS 3 state and N-channel open-drain when in the 8 -bit or the automatic transfer serial I/O mode. The mode is selected by the serial transfer select bits.

## (e) LSB first/MSB first

This function switches the starting bit for the transmission/reception; either bit 0 or bit 7 . The following two types can be selected with the transfer direction select bit:
-LSB first: transmission/reception begins with from bit 0.
-MSB first: transmission/reception begins with from bit 7.

## (f) Transfer mode

Either the full duplex mode or the transmit-only mode can be selected. The SIN2 pin can be used as a programmable input/output port in the transmit-only mode.

## (g) Plural transfer clock input/output pin

This function switches the pins for transfer clock input/output. By switching the transfer clock pins, data can be transmitted/received to two external ICs in a time-sharing manner.

## (h) Sout2 pin control

This pin selects either output active (value of last transmitted data or undefined value) or high-impedance as the SOUT2 pin state for non-transfer periods (i.e. before and after serial transfers).

## (5) Input to serial I/O2 and direction register

When inputting external signals to Serial I/O2, set the corresponding port direction register to input.

## (6) Serial I/O2-related pins

(a) SstB2 pin: Output pin for STB and STB functions.
(b) SBUSY2 pin: Input/output pin for BUSY and BUSY functions.
(c) SRDY2 pin: Input/output pin for RDY and $\overline{R D Y}$ functions.
(d) SCLK21, ScLK22 pins: Input/output pins for transfer clocks. Pin is selectable by user.
(e) Sin2 pin: Data input pin.
(f) Sout2 pin: Data output pin.

## (7) Registers related to Serial I/O2

Figure 2.6.1 shows the memory map of Serial I/O2 related-registers.
Figures 2.6.2 and 2.6.3 show the Serial I/O2 related-registers.


Figure 2.6.1. Memory map of Serial I/O2 related-registers

Serial I/O2 control register 1


Serial I/O2 control register 2


Figure 2.6.2. Serial I/O2 related-registers (1)

Serial I/O2 automatic transfer data pointer


Serial I/O2 register/transfer counter


| Function | R | W |
| :--- | :---: | :---: |
| - Number of automatic transfer data set <br> Set the number of automatic transfer data. <br> Set a value one less than number of transfer data. <br> Data is written into the latch and read from the decrement counter. | O | O |

Serial I/O2 control register 3


Figure 2.6.3. Serial I/O2 related-registers (2)

### 2.6.2 Serial I/O2 connection examples

(1) Control of peripheral IC equipped with CS pin

Figure 2.6.4 shows connection examples with peripheral ICs which have the CS pin. The automatic transfer function can be used in all examples.
(1) Only transmission
(Using SIN2 pin as I/O port)

(3) Transmission and reception
(When connecting SIN2 with Sout2)
(When connecting IN with OUT in peripheral IC)

*1: Select an N-channel open-drain output for Sout2 pin output control.
*2: Use the OUT pin of peripheral IC which is an Nchannel open-drain output and becomes high impedance during receiving data.

Note: "Port" means an output port controlled by software.

Figure 2.6.4. Serial I/O2 onnection examples (1)

## (2) MCU connections

Figure 2.6.5 shows connection examples with other MCUs.


Figure 2.6.5. Serial I/O2 onnection examples (2)

### 2.6.3 Serial I/O2 modes

Figure 2.6.6 shows Serial I/O2 modes.


Figure 2.6.6. Serial I/O2 modes

### 2.6.4 Serial I/O2 Operations (transmission in 8-bit serial I/O mode)

The functions listed in Table 2.6 .1 can be selected in the 8-bit serial I/O mode for Serial I/O2 transmission/ reception. Operations of the circled items are described below. Figure 2.6 .7 shows the operation timing, and Figures 2.6.8 and 2.6.9 show the set-up procedure.

Table 2.6.1. Selectable functions

| Item | Set-up |  | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer clock source | 0 | Internal clock (f1 / f8 / f32) | Sbusy2 function |  | Not selected |
|  |  | External clock (CLKi pin) |  |  | Sbusyz input |
| Automatic transfer serial I/O | 0 | Not selected |  |  | Sbusy2 output ("H" at stop required) |
|  |  | Selected |  |  |  |
| SstB2 output function | 0 | Not selected |  | 0 | required) |
|  |  | SsTB2 ("H" at transmission/ reception completed) | SRDY2 function | 0 | Not selected |
|  |  | $\overline{\text { SsTB2 }}$ ("L" at transmission/ |  |  | Srdy2 input |
|  |  | reception completed) |  |  | Srdy2 output |
| Transfer direction | 0 | LSB first |  |  | SRDY2 output ("H" at ready) |
|  |  | MSB first |  |  | $\overline{\text { SRDY2 output ("L" at ready) }}$ |

Operation (1) Serial I/O2 becomes transmission-enabled with the following settings: serial transfer select bits SCON10 to "1" and SCON11 to "0"; transfer mode select bit (SCON15) to "1"; serial I/O initialization bit (SCON14) to "1".
(2) When transmission data is written to the serial I/O2 register, transmission starts and the serial transfer status flag is set to " 1 ".
(3) The transmission data is transmitted bit by bit from the lower bits, synchronized with each falling edge.
(4) When one-byte data transmission is completed, the serial transfer status flag is set to " 0 " to indicate the transmission completion. The transfer clock stops at " H " level.
(5) Continuous transmission can be performed by setting the next transmission data in the serial I/O2 register during transmission, before output of the 8th bit.


Figure 2.6.7. Operation timing of transmission in 8-bit serial I/O mode, using plural transfer clock output function output


I
Serial I/O2 control register 1 set-up


Continued to the next page

Figure 2.6.8. Set-up procedure for transmission in 8-bit serial I/O mode, using plural transfer clock output function output (1)


Figure 2.6.9. Set-up procedure for transmission in 8-bit serial I/O mode, using plural transfer clock output function output (2)

### 2.6.5 Serial I/O2 Operations (transmission/reception in automatic transfer serial I/O mode)

The functions listed in Table 2.6.2 can be selected in the automatic transfer serial I/O mode for Serial I/O2 transmission/reception. Operations of the circled items are described below. Figure 2.6.10 shows the operation timing, and Figures 2.6 .11 and 2.6 .12 show the set-up procedure.

Table 2.6.2. Selectable functions

| Item |  | Set-up | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer clock source | 0 | Internal clock (f1 / f8 / f32) | SBusy2 function | 0 | Not selected |
|  |  | External clock (CLKi pin) |  |  | Sbusyz input |
| Automatic transfer serial I/O |  | Not selected |  |  | Sbusy2 output ("H" at stop required) |
|  | 0 | Selected |  |  | SbUSY2 output ("L" at stop required) |
| SstB2 output function | 0 | Not selected |  |  |  |
|  |  | SstB2 ("H" at transmission/ reception completed) | SRDY2 function | 0 | Not selected |
|  |  | SsTB2 ("L" at transmissio |  |  | SRDY2 input |
|  |  | reception completed) |  |  | SRDY2 output |
| Transfer direction | 0 | LSB first |  |  | SRDY2 output ("H" at ready) |
|  |  | MSB first |  |  | $\overline{\text { SRDY2 }}$ output ("L" at ready) |

Operation (1) After setting the relevant registers, by writing the transfer byte number to the serial I/O2 transfer counter, the serial transfer status flag is set to " 1 " and automatic transfer starts.
(2) The transmission data is transmitted bit by bit from the lower bits, synchronized with each falling edge. The reception data is received bit by bit from the upper bits, synchronized with each rising edge.
(3) When eight-byte data transmission/reception is completed, the serial transfer status flag is set to " 0 " to indicate the transmission/reception completion. The transfer clock stops at " H " level.

Connection example


Operation example


Tc: Internal synchronous clock which is selected with bits 5 to 7 of address 034816
The above timing applies to the following settings:

- Internal clock is selected
- Automatic transfer serial I/O mode

Figure 2.6.10. Operation timing of transmission/reception in automatic transfer serial I/O mode


Figure 2.6.11. Set-up procedure for transmission/reception in automatic transfer serial I/O mode (1)


Figure 2.6.12. Set-up procedure for transmission/reception in automatic transfer serial I/O mode (2)

### 2.6.6 Serial I/O2 Operations (transmission/reception in automatic transfer serial I/O mode, using handshake signal)

The functions listed in Table 2.6.3 can be selected in the automatic transfer serial I/O mode for Serial I/O2 transmission/reception. Operations of the circled items are described below. Figure 2.6.13 shows the operation timing, and Figures 2.6 .14 and 2.6 .15 show the set-up procedure.

Table 2.6.3. Selectable functions

| Item |  | Set-up | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer clock source | 0 | Internal clock (f1 / f8 / f32) | Sbusy2 function |  | Not selected |
|  |  | External clock (CLKi pin) |  | 0 | Sbusy2 input |
| Automatic transfer serial I/O |  | Not selected |  |  | Sbusy2 output ("H" at stop required) |
|  | 0 | Selected |  |  | $\overline{\text { SBUSY2 }}$ output ("L" at stop |
| Sstb2 output function | 0 | Not selected |  |  | required) |
|  |  | Sstв2 ("H" at transmission/ | SRDY2 function |  | Not selected |
|  |  | reception completed) |  |  | Srdy2 input |
|  |  | SstB2 ("L" at transmission/ reception completed) |  | 0 | Srdy2 output |
| Transfer direction | 0 | LSB first |  |  | SRDY2 output ("H" at ready) |
|  |  | MSB first |  |  | $\overline{\text { SRDY2 }}$ output ("L" at ready) |

Operation (1) After setting the relevant registers, by writing the transfer byte number to the serial I/O2 transfer counter, the serial transfer status flag is set to "1" and automatic transfer starts. SRDY2 output simultaneously goes to "H" level.
(2) When "L" level is input to the SbuSY2 pin, the SrDY2 output goes to "L" level, synchronized with the falling edge of the transfer clock, and the serial transfer starts.
(3) The transmission data is transmitted bit by bit from the lower bits, synchronized with each falling edge. The reception data is received bit by bit from the upper bits, synchronized with each rising edge.
(4) When sixteen-byte data transmission/reception is completed, the serial transfer status flag is set to " 0 " to indicate the transmission/reception completion. The transfer clock stops at " H " level.

Connection example


Operation example


Figure 2.6.13. Operation timing of transmission/reception in automatic transfer serial I/O mode


Figure 2.6.14. Set-up procedure for transmission/reception in automatic transfer serial I/O mode (1)


Figure 2.6.15. Set-up procedure for transmission/reception in automatic transfer serial I/O mode (2)

### 2.6.7 Precautions for Serial I/O2

(1) Clock
(a) Using internal clock

After setting the synchronous clock to an internal clock, clear the serial I/O interrupt request bit before performing a normal serial I/O transfer or a serial I/O automatic transfer.
(b) Using external clock

After inputting " H " level to the external clock input pin, clear the serial $\mathrm{I} / \mathrm{O}$ interrupt request bit before performing a normal serial I/O transfer or a serial I/O automatic transfer.

## (2) Using Serial I/O2 interrupt

Clear bit 3 of the interrupt control register to " 0 " by software before enabling interrupts.

## (3) State of Sout2 pin

The SOUT2 pin control bit of the serial I/O2 control register 2 can be used to select the SouT2 pin state for non-transfer periods. Either output active or high-impedance can be selected. However, when using an external synchronous clock, set the SOUT2 pin control bit to " 1 " while the serial I/O2 clock input is in "H" level (after transfer completion) in order to put the SOUT2 pin in the high-impedance state.

## (4) Serial I/O initialization bit

-To terminate a serial transfer while transferring, set " 0 " to the serial I/O initialization bit of the serial I/O2 control register 1 .
-When " 1 " is written to the serial I/O initialization bit, Serial I/O2 is enabled, however, each register is not initialized. The value of each register needs to be set by software.

## (5) Handshake signal

(a) SbuSY2 input signal

Input "H" level to the SBUSY2 input and "L" level to the SBUSY2 input in the initial state. When using the external synchronous clock, switch the input level to the SBUSY2 input and the $\overline{\text { SBUSY2 }}$ input while the serial I/O2 clock input is in "H" level.
(b) SRDY2 input/output signal

When using the internal synchronous clock, input "L" level to the SrDY2 input and "H" level to the $\overline{\text { SRDY2 }}$ input in the initial state.

## (6) In 8-bit serial I/O mode

When the external synchronous clock is used, the contents of the serial I/O2 register are being shifted continually while the transfer clock is input to the serial I/O2 clock pin. At this time, the clock must be controlled externally.
(7) In automatic transfer serial I/O mode <How to set automatic transfer interval>
(a)

When using

- SBUSY2 output and,
-SbUSY2 output•SsTB2 output function as signals for each transfer data, which is set by Sbusy2 output•SsTB2 output function select bit of the serial I/O2 control register 2,
then the transfer interval is inserted before the first data is transmitted/received and after the last data is transmitted/received.

Accordingly, regardless of the contents of the SBUSY2 output•SSTB2 output function select bit, the transfer interval for each 1-byte data becomes 2 cycles longer than the value set by the automatic transfer interval set bits of the serial I/O2 control register 3 .
(b)

When using SstB2 output, regardless of the contents of the SbuSY2 output•SsTB2 output function select bit, the transfer interval for each 1-byte data becomes 2 cycles longer than the value set by the automatic transfer interval set bits of the serial I/O2 control register 3
(c)

When using the combined output of SBUSY2 and SstB2 as the signal for each transfer data set, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the value set by the automatic transfer interval set bits.
(d)

Set the automatic transfer interval for each 1-byte data transfer as explained below to avoid incorrect transmit/receive of the serial data.

- Not using FLD controller

Keep the interval open for 5 cycles or more of the internal system clock from the rising edge of the last bit of 1-byte data.

- Using FLD controller
a. Gradation display OFF

Keep the interval open for 17 cycles or more of the internal system clock from the rising edge of the last bit of 1-byte data.
b. Gradation Display ON

Keep the interval open for 27 cycles or more of the internal system clock from the rising edge of the last bit of 1-byte data.

Tables 2.6.4 and 2.6.5 show the serial I/O2 control register 3 (address 034816 ) setting example.
(e)

When using an external clock, the automatic transfer interval setting becomes invalid.

Table 2.6.4 Serial I/O2 control register 3, SIO2CON3 (address 034816) setting example (with internal synchronous clock)

| Serial I/O2 control register 3, SIO2CON3 (address 034816) |  | Not using FLDC | Gradationdisplay modeOFF |  <br> Gradation <br> display mode <br> ON |
| :---: | :---: | :---: | :---: | :---: |
| Internal synchronous clock selection bits | Automatic transfer interval set bits (b4 to b0) |  |  |  |
| $\begin{array}{ll} \hline \hline \text { b7 b6 b5 } \\ 0000 \end{array}$ | 00000:2 cycles of transfer clocks | Usable | Prohibited | Prohibited |
|  | 00001:3 cycles of transfer clocks | Usable | Prohibited | Prohibited |
|  | 00010:4 cycles of transfer clocks | Usable | Prohibited | Prohibited |
|  | 00011:5 cycles of transfer clocks | Usable | Usable | Prohibited |
|  | 00100:6 cycles of transfer clocks | Usable | Usable | Prohibited |
|  | 00101:7 cycles of transfer clocks | Usable | Usable | Usable |
| 001: $\mathrm{f}(\mathrm{XIN}) / 8$ | 00000:2 cycles of transfer clocks | Usable | Prohibited | Prohibited |
|  | 00001:3 cycles of transfer clocks | Usable | Usable | Prohibited |
|  | 000010:4 cycles of transfer clocks | Usable | Usable | Usable |
| 010:f(Xin) / 16 | 00000:2 cycles of transfer clocks | Usable | Usable | Usable |

Note: Do not perform the following in the automatic transfer serial I/O mode:
-Transfer within the RAM area (addresses 0040016 to 005FF16) using the DMAC
-Transfer within the RAM area (addresses 0040016 to 005FF16) using assembler instructions SMOVF and SMOVB.
Table 2.6.5 Serial I/O2 control register 3, SIO2CON3 (address 034816) setting example (with external synchronous clock)

| Serial I/O2 control register 3, | "n" cycles of transfer clocks |
| :--- | :--- |
| SIO2CON3 (address 034816); |  |
| Automatic transfer interval set bits |  |
| Not using FLDC | Transfer clock $\times$ n cycles $\geq 5$ cycles of internal system clock |
| Gradation display mode OFF | Transfer clock $\times \mathrm{n}$ cycles $\geq 17$ cycles of internal system clock |
| Gradation display mode ON | Transfer clock $\times \mathrm{n}$ cycles $\geq 27$ cycles of internal system clock |

## <How to set serial I/O2 transfer counter>

(a)

Write the value of the number of transfer-data decreased by 1 to the serial I/O2 transfer counter.
(b)

When using an external clock, after writing a value to the serial I/O2 register/transfer counter, wait for 5 or more cycles of the internal system clock before inputting the transfer clock to the serial I/O2 clock pin.

## <Serial I/O initialization bit>

The serial I/O automatic transfer interrupt request occurs when "0" is written to the serial I/O initialization bit during an operation. Use software to set this interrupt priority level to level 0 (interrupt disabled), or any other methods which will disable it.

## <Interrupt request bit>

The occurrence timing of serial I/O automatic transfer interrupt request may be delayed:
-Normally, the maximum delay is 17 cycles. In the FLD gradation display mode ON, the maximum delay increases to 27 cycles.
-If the occurrence timing of the serial I/O2 interrupt request is delayed, the flags and the signals which change simultaneously with the timing of the interrupt request, such as the serial transfer status flag and the handshake signals, will also change in accordance to the delay.

### 2.7 FLD (VFD) Controller

### 2.7.1 Overview

The FLD controller drives and controls FLDs (fluorescent display). The following is the FLD controller overview.

## (1) FLDC port

There are a total of 56 ports, consisting of 52 high-breakdown-voltage (HBV) ports and 4 CMOS ports. 20 of the 52 HBV ports can be switched to normal ports, and all of the 4 CMOS ports can be switched to general purpose ports. However, when using CMOS ports as display pins, external drivers must be installed.
Ports P0, P1, P5 and P6, totaling 32 ports, have built-in pull-down resistors.

## (2) Display pixel number

(a) Using all ports for FLD output

28 segments $\times 28$ digits (segment number + digit number $\leq 56$ )
(b) Using digit pulse output function

40 segments $\times 16$ digits (segment number + digit number $\leq 56$, however, digit number $\leq 16$ )
(c) Using P44 to P47 expansion function

52 segments $\times 16$ digits (segment number $\leq 52$, digit number $\leq 16$ )

## (3) Selection function

The following selection functions can be applied to the FLD controller.

## (a) Tscan control

Two types of interrupt sources can be selected, using the Tscan control bits (bits 2, 3 of address 035016):
-FLD digit interrupt
This is generated when the Toff1 time for each timing ends (at rising edge of digit output). Key scanning, which makes use of FLD digits, can be applied by using each FLD digit interrupt.
-FLD blanking interrupt
This is generated when the FLD data pointer (address 035816) reaches FF16.
The FLD automatic display output is turned off for a duration of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp, depending on post-interrupt settings. Key scanning, which makes use of FLD segments, can be applied during this time.

## (b) Timing number

The following two types of timing can be selected:
$\cdot 16$-timing
This timing is used when the display timing is 16 sets or less.
-32-timing
This timing is used when the display timing is more than 16 sets. This can be used for up to 32 sets.

## (c) Gradation display mode

The gradation display mode can apply bright/dark display for each segment when the display timing is 16 or less.
Selection of gradation mode is as follows:
-Gradation display mode ON
Make sure to fix the timing number control bit (bit 4 of address 035016) to " 0 " as the maximum timing is 16. Additionally, set the value to the Toff2 time set register (address 035616) so that Toff2 time can be less than Tdisp time and more than Toff1 time.
-Gradation display mode OFF

## (d) HBV port drivability

Two types of drivability, strong or weak, can be selected for HBV ports. This setting is also valid when using HBV ports as general purpose ports.

## (e) P44 to P47 FLD output reverse

Selecting this function enables the polarity reversal of the FLD output from P44 to P47. This function is useful for adjusting the polarity when using an externally installed driver.
(f) P44 to P47 Toff invalid

Selecting this function disables Toff1 time and Toff2 time and outputs display data for the duration of Tdisp.

## (g) P97 dimmer signal output

Selecting this function outputs a signal from DIMOUT (P97) to the decoder which, in turn, sends out the dimmer signal. The decoder controls this signal to enable the dimmer function.

## (h) Toff section generate/not generate

This function can be applied to all of the HBV ports (P0, P1, P2, P3, P40 to P43, P5, P6) and CMOS ports (P44 to P47). Two types can be selected:
-Generate Toff section
The Toff section is generated.
-No Toff section
This function reduces unwanted noises generated whenever a port switches due to the combined capacity of the FLD ports. When continuous data is output to each FLD port, the Toff1 section of the continuous parts is not generated.

## (i) Toff2 SET/RESET change

In gradation display mode, this function specifies either output (SET) or "0" (RESET) depending on Toff2 time for FLD output of dark display data (when gradation display control data is "1"). Two types can be selected:
-Toff2SET
RAM data is output to the FLD output ports (SET) at the time set by Toff2 and is returned to "0" (RESET) when the Tdisp time ends.
-Toff2RESET
RAM data is output to the FLD output ports (SET) at the time set by Toff1 and is returned to " 0 " (RESET) at the time set by Toff2.

## (4) Expansion function

The FLD controller is equipped with an expansion function.

## (a) Digit pulses output function

Digit pulses can be output automatically from ports P5 and P6. When the same number of " 1 s " as the timing number are consecutively written from P60 to the digit output set registers (addresses 035C16, 035D16), the contents of the FLD automatic display RAM for the ports that have been selected for digit output are disabled. The digit pulses are then automatically output.
If a value exceeding the timing number for any port is set, the output of such port becomes "L" level.

## (b) P44 to P47 expansion function

These ports have CMOS output structure. This function provides 16 lines of FLD digit outputs to these four ports by connecting the decoder which converts 4-bit data to 16-bit data.

## (5) Registers related to FLD controller

Figure 2.7.1 shows the memory map of FLDC related-registers. Figures 2.7.2 to 2.7.6 show FLDC related-registers.

|  | FLD interrupt control register (FLDIC) |
| :--- | :--- |
| 035016 | FLDC mode register (FLDM) |
| 035116 | FLD output control register (FLDCON) |
| 035216 | Tdisp time set register (TDISP) |
| 035316 |  |
| 035416 | Toff1 time set register (TOFF1) |
| 035516 |  |
| 035616 | Toff2 time set register (TOFF2) |
| 035716 |  |
| 035816 | FLD data pointer (FLDDP) |
| 035916 | Port P2 FLD/port switch register (P2FPR) |
| 035A16 | Port P3 FLD/port switch register (P3FPR) |
| 035B16 | Port P4 FLD/port switch register (P4FPR) |
| 035C16 | Port P5 digit output set register (P5DOR) |
| 035D16 | Port P6 digit output set register (P6DOR) |

Figure 2.7.1. Memory map of FLDC related-registers

## FLDC mode register



When reset
0016


Note : When a gradation display mode is selected, a number of timing is max. 16 timing.
(Set the timing number control bit to " 0 ".)
FLD output control register


Figure 2.7.2. FLDC related-registers (1)

Tdisp time set register

| b7 b0 | Symbol Address When reset <br> TDISP 035216 0016 | When reset 0016 |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| ' | Function | Values that can be set | RiW |
|  | Counts Tdisp time. Count source is selected by Tdisp counter count source select bit. <br> Supposing that the set value is " $n$ ", the Tdisp time is expressed as Tdisp $=(n+1) \times$ count source. <br> When reading this register, the value in the counter of Tdisp time set register is read out. <br> (Example) <br> Tdisp $=(200+1) \times 3.2 \mu \mathrm{~s}=643 \mu \mathrm{~s}$ <br> Conditions: $\cdot \boldsymbol{f}($ XIN $)=10 \mathrm{MHz}$ <br> - FLDC mode register FLDM6 $=0$ <br> ( $\mathrm{f}(\mathrm{XIN}) / 32$ selected as Tdisp counter count source) <br> -Tdisp time set register = 200 (C816) | 016 to FF16 |  |

Toff1 time set register


Toff2 time set register


Figure 2.7.3. FLDC related-registers (2)

FLD data pointer


Note: Reading the FLD data pointer takes out the count at that moment.
Port P2 FLD / port switch register


Port P3 FLD / port switch register


Figure 2.7.4. FLDC related-registers (3)

Port P4 FLD / port switch register


Port P5 digit output set register


Figure 2.7.5. FLDC related-registers (4)

## FLD controller

## Port P6 digit output set register



Figure 2.7.6. FLDC related-registers (5)

FLD controller

This page kept blank for layout purposes.

### 2.7.2 FLD operation (FLD automatic display and key-scan using segments)

The FLD controller can choose functions from those listed in Table 2.7.1. The circled items are described in detail below. Figure 2.7.7 shows the operation timing, and Figures 2.7.8 to 2.7.10 show the set-up procedures.

Table 2.7.1. Selectable functions

| Item |  | Set-up | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tscan control (Note 1) |  | FLD digit interrupt | High-breakdown voltage port drivability |  | Strong |
|  | 0 | FLD blanking interrupt |  | 0 | Weak |
| Timing number | 0 | 16-timing | P97 dimmer output | 0 | Normal port |
|  |  | 32-timing |  |  | Dimmer output |
| Tdisp counter count source | 0 | $f($ XIN $) / 32$ | High-breakdownvoltage ports: Section of Toff generate/not generate |  | Section of Toff does NOT generate |
|  |  | $f(X I N) / 128$ |  | 0 | Section of Toff generates |
| Gradation display mode (Note 2) |  | Not selecting | Toff2 SET/RESET | 0 | Reset at Toff2 |
|  | 0 | Selecting |  |  | Set at Toff2 |

Note 1: When selecting the FLD blanking interrupt, any one of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp can be selected as Tscan time.
Note 2: When selecting the gradation display mode, make sure to use 16 -timing as the timing number.

Operation (1) The FLD starts an automatic display when both the automatic display control bit and the display start bit are set to " 1 ".
(2) The display data, the contents from the first address through the last address, in the FLD automatic display RAM for each port is output to each port. The last address is the result of decreasing the number indicated in the FLD data pointer from the first address. The gradation display control data is arranged at an address which is calculated by subtracting "7016" from the stored address in the FLD automatic display RAM of the corresponding timing and pin. Bright display is performed by setting " 0 ", and dark display is performed by setting " 1 ". However, the contents of the FLD automatic display RAM for ports P50, P51, and P60 to P67 are disabled by selection of the digit pulse output function, and the digit pulses are automatically output.
(3) The FLD data pointer counts down during Tdisp time. When the count reaches "FF16", the pointer is reloaded and starts counting over again.
(4) The FLD interrupt request bit is set to " 1 " simultaneously with the falling edge of the last timing. The FLD automatic display output is turned off for a duration of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp, depending on post-interrupt settings. During this time, key scanning, which makes use of FLD segments, can be applied.
(5) During FLD automatic display, the FLD automatic display can be interrupted by writing " 0 " to the display start bit.

Connection example


Operation example


Enlarged view of Tscan


Figure 2.7.7. Operation timing of FLD automatic display


Figure 2.7.8. Set-up procedure for FLD automatic display (1)


Figure 2.7.9. Set-up procedure for FLD automatic display (2)


Figure 2.7.10. Set-up procedure for key-scan processing

FLD controller

This page kept blank for layout purposes.

### 2.7.3 FLD operation (FLD automatic display and key-scan using digits)

The FLD controller can choose functions from those listed in Table 2.7.2. The circled items are described in detail below. Figure 2.7.11 shows the operation timing, and Figures 2.7.12 and 2.7.13 show the set-up procedures.

Table 2.7.2. Selectable functions

| Item |  | Set-up | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tscan control (Note 1) | 0 | FLD digit interrupt | High-breakdown voltage port drivability |  | Strong |
|  |  | FLD blanking interrupt |  | 0 | Weak |
| Timing number | 0 | 16-timing | P97 dimmer output | 0 | Normal port |
|  |  | 32-timing |  |  | Dimmer output |
| Tdisp counter count source | 0 | $\mathrm{f}(\mathrm{XIN}) / 32$ | High-breakdownvoltage ports: Section of Toff generate/not generate |  | Section of Toff does NOT generate |
|  |  | $\mathrm{f}(\mathrm{XIN}) / 128$ |  | 0 | Section of Toff generates |
| Gradation display mode (Note 2) |  | Not selecting | Toff2 SET/RESET | 0 | Reset at Toff2 |
|  | 0 | Selecting |  |  | Set at Toff2 |

Note 1: When selecting the FLD blanking interrupt, any one of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp can be selected as Tscan time.
Note 2: When selecting the gradation display mode, make sure to use 16 -timing as the timing number.

Operation (1) The FLD starts an automatic display when both the automatic display control bit and the display start bit are set to "1".
(2) The display data, the contents from the first address through the last address, in the FLD automatic display RAM for each port is output to each port. The last address is the result of decreasing the number indicated in the FLD data pointer from the first address. The gradation display control data is arranged at an address which is calculated by subtracting "7016" from the stored address in the FLD automatic display RAM of the corresponding timing and pin. Bright display is performed by setting " 0 ", and dark display is performed by setting " 1 ". However, the contents of the FLD automatic display RAM for ports P50, P51, and P60 to P67 are disabled by selection of the digit pulse output function, and the digit pulses are automatically output.
(3) The FLD data pointer counts down during Tdisp time. When the count reaches "FF16", the pointer is reloaded and starts counting over again.
(4) The FLD interrupt request bit is set to " 1 " simultaneously with the end of Toff1 time (at the rising edge of a digit) for each timing. Key scanning, which makes use of FLD digits, can be applied by using each FLD digit interrupt.
(5) During FLD automatic display, the FLD automatic display can be interrupted by writing " 0 " to the display start bit.

Connection example


Operation example


Figure 2.7.11. Operation timing of FLD automatic display


Figure 2.7.12. Set-up procedure for FLD automatic display (1)


Figure 2.7.13. Set-up procedure for FLD automatic display (2)

### 2.7.4 FLD operation (FLD display and key-scan using segment by software)

FLD display and key-scan using the Timer A0 interrupt are explained in detail below. Figure 2.7.14 shows the operation timing, and Figures 2.7.15 to 2.7.17 show the set-up procedures.

Operation (1) Set both the automatic display control bit and the display start bit to " 0 ".
(2) Output segment data and digit data from each port during the Timer A0 interrupt processing.
(3) After finishing display of all digits, perform key-scan within during the Timer AO interrupt processing.

Connection example


Operation example


Enlarged view of key-scan


Figure 2.7.14. Operation timing of FLD display


Figure 2.7.15. Set-up procedure for FLD display (1)


Figure 2.7.16. Set-up procedure for FLD display (2)


Figure 2.7.17. Set-up procedure for key-scan processing

This page kept blank for layout purposes.

### 2.7.5 FLD operation (Display with digit expander M35501FP)

The FLD controller can choose functions from those listed in Table 2.7.3. The circled items are described in detail below. Figure 2.7 .18 shows the connection example and Figure 2.7.19 shows the operation timing, and Figures 2.7.20 and 2.7.21 show the set-up procedures.

Remarks: Also refer to the M35501FP data sheet on http://www.infomicom.mesc.co.jp

Table 2.7.3. Selectable functions

| Item |  | Set-up | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tscan control (Note 1) | 0 | FLD digit interrupt | High-breakdown voltage port drivability |  | Strong |
|  |  | FLD blanking interrupt |  | 0 | Weak |
| Timing number | 0 | 16-timing | P97 dimmer output |  | Normal port |
|  |  | 32-timing |  | 0 | Dimmer output |
| Tdisp counter count source | 0 | $f(X \mathrm{IN}) / 32$ | High-breakdownvoltage ports: Section of Toff generate/not generate |  | Section of Toff does NOT generate |
|  |  | $\mathrm{f}(\mathrm{XIN}) / 128$ |  | 0 | Section of Toff generates |
| Gradation display mode (Note 2) |  | Not selecting | Toff2 SET/RESET | 0 | Reset at Toff2 |
|  | 0 | Selecting |  |  | Set at Toff2 |

Note 1: When selecting the FLD blanking interrupt, any one of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp can be selected as Tscan time.
Note 2: When selecting the gradation display mode, make sure to use 16 -timing as the timing number.

Operation (1) The FLD starts an automatic display when both the automatic display control bit and the display start bit are set to " 1 ".
(2) The display data, the contents from the first address through the last address, in the FLD automatic display RAM for each port is output to each port. The last address is the result of decreasing the number indicated in the FLD data pointer from the first address. The gradation display control data is arranged at an address which is calculated by subtracting "7016" from the stored address in the FLD automatic display RAM of the corresponding timing and pin. Bright display is performed by setting " 0 ", and dark display is performed by setting " 1 ".
(3) The FLD data pointer counts down during Tdisp time. When the count reaches "FF16", the pointer is reloaded and starts counting over again.
(4) Supply signals to the RESET pin and SEL pin of the M35501FP from ports P70 and P71, respectively. Supply the dimmer signal to the CLK pin from the DIMOUT (P97).
(5) During FLD automatic display, the FLD automatic display can be interrupted by writing " 0 " to the display start bit.


Figure 2.7.18. Connection example of FLD automatic display (1)


Figure 2.7.19. Operation timing of FLD automatic display


Figure 2.7.20. Set-up procedure for FLD automatic display (1)


Figure 2.7.21. Set-up procedure for FLD automatic display (2)

FLD controller

This page kept blank for layout purposes.

### 2.7.6 FLD operation (Display with digit expander M35501FP: column discrepancy)

The FLD controller can choose functions from those listed in Table 2.7.4. The circled items are described in detail below. Figure 2.7 .22 shows the connection example and Figure 2.7.23 shows the operation timing, and Figures 2.7.24 and 2.7.27 show the set-up procedures.

Remarks: Also refer to the M35501FP data sheet on http://www.infomicom.mesc.co.jp

Table 2.7.4. Selectable functions

| Item | Set-up |  | Item | Set-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tscan control (Note 1) | 0 | FLD digit interrupt | High-breakdown voltage port drivability |  | Strong |
|  |  | FLD blanking interrupt |  | 0 | Weak |
| Timing number | 0 | 16-timing | P97 dimmer output |  | Normal port |
|  |  | 32-timing |  | 0 | Dimmer output |
| Tdisp counter count source | 0 | $f(X I N) / 32$ | High-breakdownvoltage ports: Section of Toff generate/not generate |  | Section of Toff does NOT generate |
|  |  | $\mathrm{f}(\mathrm{XIN}) / 128$ |  | 0 | Section of Toff generates |
| Gradation display mode (Note 2) |  | Not selecting | Toff2 SET/RESET | 0 | Reset at Toff2 |
|  | 0 | Selecting |  |  | Set at Toff2 |

Note 1: When selecting the FLD blanking interrupt, any one of $1 \times$ Tdisp, $2 \times$ Tdisp, or $3 \times$ Tdisp can be selected as Tscan time.
Note 2: When selecting the gradation display mode, make sure to use 16 -timing as the timing number.

Operation (1) The FLD starts an automatic display when both the automatic display control bit and the display start bit are set to "1".
(2) The display data, the contents from the first address through the last address, in the FLD automatic display RAM for each port is output to each port. The last address is the result of decreasing the number indicated in the FLD data pointer from the first address. The gradation display control data is arranged at an address which is calculated by subtracting "7016" from the stored address in the FLD automatic display RAM of the corresponding timing and pin. Bright display is performed by setting " 0 ", and dark display is performed by setting " 1 ".
(3) The FLD data pointer counts down during Tdisp time. When the count reaches "FF16", the pointer is reloaded and starts counting over again.
(4) Supply signals to the RESET pin and SEL pin of the M35501FP from ports P70 and P71, respectively. Supply the dimmer signal to the CLK pin from the DIMOUT (P97).
(5) Input the OVFout output of the M35501FP to TB2IN (P72) and count the input signals as a count source with Timer B2. Generate the Timer A0 interrupt at FLD display intervals and confirm the value of Timer B2. If the value is incorrect, reset the M35501FP.
(6) During FLD automatic display, the FLD automatic display can be interrupted by writing " 0 " to the display start bit.


Figure 2.7.22. Connection example of FLD automatic display

Correct operation example


Incorrect operation example

```
M35501FP
```

    RESET
    

Figure 2.7.23. Operation timing of FLD automatic display


Figure 2.7.24. Set-up procedure for FLD automatic display (1)


Figure 2.7.25. Set-up procedure for FLD automatic display (2)


Figure 2.7.26. Set-up procedure for FLD automatic display (3)


Figure 2.7.27. Set-up procedure for FLD automatic display when detecting column discrepancy

FLD controller

### 2.7.7 Precautions for FLD controller

(1) Set a value of " 0316 " or more to the Toff1 time set register.
(2) When displaying in the gradation display mode, select the 16 -timing mode with the timing number control bit.

### 2.8 A-D Converter

### 2.8.1 Overview

The A-D converter used in the M30218 group operates on a successive conversion basis. The following is an overview of the A-D converter.

## (1) Mode

The A-D converter operates in one of five modes:
(a) One-shot mode

Carries out A-D conversion on input level of one specified pin only once.
(b) Repetition mode

Repeatedly carries out A-D conversion on input level of one specified pin.
(c) One-shot sweep mode

Carries out A-D conversion on input level of two or more specified pins only once.
(d) Repeated sweep mode 0

Repeatedly carries out A-D conversion on input level of two or more pins.
(e) Repeated sweep mode 1

Repeatedly carries out A-D conversion on input level of two or more pins. This mode is different from the repeated sweep mode 0 in that weights can be assigned to specifing pins control the number of conversion times.

## (2) Operation clock

The operation clock can be selected from the following: fAD, divide-by-2 fAD, and divide-by-4 fAD. The fAD frequency is equal to that of the CPU's main clock.

## (3) Conversion time

Number of conversion for A-D convertor varies depending on resolution as given. Table 2.8.1 shows relation between the A-D converter operation clock and conversion time.
Sample \& Hold function selected:
33 cycles for 10-bit resolution, or 28 cycles for 8 -bit resolution
No Sample \& Hold function:
59 cycles for 10-bit resolution, or 49 cycles for 8 -bit resolution

Table 2.8.1. Conversion time every operation clock

| Frequency selection bit 1 |  | 0 |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| Frequency selection bit 0 |  | 0 | 1 | Invalid |
| A-D converter's operation clock |  | $\phi A D=\frac{f A D}{4}$ | $\phi A D=\frac{f A D}{2}$ | $\phi A D=f A D$ |
| Min. conversion cycles (Note 1) | 8-bit mode | $28 \times$ ¢AD |  |  |
|  | 10-bit mode | $33 \times$ AAD |  |  |
| Min. conversion time (Note 2) | 8-bit mode | $11.2 \mu \mathrm{~s}$ | $5.6 \mu \mathrm{~s}$ | $2.8 \mu \mathrm{~s}$ |
|  | 10-bit mode | $13.2 \mu \mathrm{~s}$ | 6.6 ${ }^{\text {s }}$ | $3.3 \mu \mathrm{~s}$ |

Note 1: The number of conversion cycles per one analog input pin.
Note 2: The conversion time per one analog input pin (when $f A D=f(X I N)=10 \mathrm{MHz}$ )

## (4) Functions selection

(a) Sample \& Hold function

Sample \& Hold function samples input voltage when A-D conversion starts and carries out A-D conversion on the voltage sampled. When A-D conversion starts, input voltage is sampled for 3 cycles of the operation clock. When the Sample \& Hold function is selected, set the operation clock for A-D conversion to 1 MHz or higher.

## (b) 8-bit A-D to 10-bit A-D switching function

Either 8-bit resolution or 10-bit resolution can be selected. When 8-bit resolution is selected, the 8 higher-order bits of the 10-bit A-D are subjected to A-D conversion. The equations for 10-bit resolution and 8-bit resolution are given below:

10-bit resolution $\quad\left(\operatorname{Vref} \times \mathrm{n} / 2^{10}\right)-\left(\operatorname{Vref} X 0.5 / 10^{10}\right) \quad(\mathrm{n}=1$ to 1023$), 0(\mathrm{n}=0)$

8-bit resolution $\quad\left(\operatorname{Vref} \mathrm{Xn} / 2^{8}\right)-\left(\operatorname{Vref} \mathrm{X} 0.5 / 2^{10}\right) \quad(\mathrm{n}=1$ to 255$), 0(\mathrm{n}=0)$

## (c) Connecting or cutting Vref

Cutting Vref allows decrease of the current flowing into the A-D converter. To decrease the microcomputer's power consumption, cut Vref. To carry out A-D conversion, start A-D conversion 1 $\mu$ s or longer after connecting Vref.

The following are exsamples in which functions (a) through (c) are selected:

- One-shot mode

P332
-Repeat mode, software trigger ................................................................................................. P334

- One-shot sweep mode, software trigger................................................................................. P336
- Repeated sweep mode 0, software trigger .............................................................................. P338
-Repeated sweep mode 1, software trigger ............................................................................... P340


## (5) Input to A-D converter and direction register

To use the A-D converter, set the direction register of the relevant port to input.
(6) Pins related to A-D converter
(a) ANo pin through AN7 pin

Input pins of the A-D converter
(b) AVcc pin
(c) Vref pin
(d) AVss pin

Power source pin of the analog section
Input pin of reference voltage
GND pin of the analog section

## (7) A-D converter and related registers

Figure 2.8.1 shows the memory map of A-D converter-related registers, and Figures 2.8.2 through 2.8.4 show A-D converter-related registers.


Figure 2.8.1. Memory map of A-D converter-related registers

A-D control register 0 (Note)


Figure 2.8.2. A-D converter-related registers (1)

A-D control register 1 (Note)


Figure 2.8.3. A-D converter-related registers (2)

A-D control register 2 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.


Figure 2.8.4. A-D converter-related registers (3)

### 2.8.2 Operation of A-D converter (one-shot mode)

In one-shot mode, choose functions from those listed in Table 2.8.2. Operations of the circled items are described below. Figure 2.8 .5 shows the operation timing, and Figure 2.8 .6 shows the set-up procedure.

Table 2.8.2. Choosed functions

| Item | Set-up |  |
| :--- | :---: | :--- |
| Operation clock <br> $\phi A D$ | $\mathbf{0}$ | Divided-by-4 faD / divided- <br> by-2 fAD / fAD |
| Resolution | $\mathbf{0}$ | 8-bit / 10-bit |
| Analog input pin | $\mathbf{0}$ | One of ANo pin to AN7 pin |
| Sample \& Hold | $\mathbf{0}$ | Not activated |
|  |  | Activated |

Operation (1) Setting the A-D conversion start flag to "1" causes the A-D converter to begin operating.
(2) After A-D conversion is completed, the content of the successive comparison register (conversion result) is transmitted to A-D register i. At this time, the A-D conversion interrupt request bit goes to " 1 ". Also, the A-D conversion start flag goes to " 0 ", and the A-D converter stops operating.


Figure 2.8.5. Operation timing of one-shot mode

## Selecting Sample and hold



Setting A-D control register 0 and A-D control register 1


Setting A-D conversion start flag


Figure 2.8.6. Set-up procedure of one-shot mode

### 2.8.3 Operation of A-D Converter (in repeat mode)

In repeat mode, choose functions from those listed in Table 2.8.3. Operations of the circled items are described below. Figure 2.8 .7 shows timing chart, and Figure 2.8 .8 shows the set-up procedure.

Table 2.8.3. Choosed functions

| Item | Set-up |  |
| :--- | :---: | :--- |
| Operation clock <br> фAD | $\mathbf{0}$ | Divided-by-4 fAD / divided- <br> by-2 fAD / fAD |
| Resolution | $\mathbf{0}$ | 8-bit / 10-bit |
| Analog input pin | $\mathbf{0}$ | One of ANo pin to AN7 pin |
| Sample \& Hold |  | Not activated |
|  | $\mathbf{0}$ | Activated |

Operation (1) Setting the A-D conversion start flag to "1" causes the A-D converter to start operating.
(2) After the first conversion is completed, the content of the successive comparison register (conversion result) is transmitted to A-D register i. The A-D conversion interrupt request bit does not go to "1".
(3) The A-D converter continues operating until the A-D conversion start flag is set to " 0 " by software. The conversion result is transmitted to A-D register i every time a conversion is completed.


Figure 2.8.7. Operation timing of repeat mode

Figure 2.8.8. Set-up procedure of repeat mode

### 2.8.4 Operation of A-D Converter (in single sweep mode)

In single sweep mode, choose functions from those listed in Table 2.8.4. Operations of the circled items are described below. Figure 2.8 .9 shows timing chart, and Figure 2.8 .10 shows the set-up procedure.

Table 2.8.4. Choosed functions

| Item |  | Set-up | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation clock ¢ $^{\text {d }}$ | 0 | Divided-by-4 fad / divided-by-2 fad / fad | Sample \& Hold |  | Not activated |
|  |  |  |  | 0 | Activated |
| Resolution | 0 | 8-bit / 10-bit |  |  |  |
| Analog input pin | 0 | ANo and AN1 (2 pins) / ANo to AN3 (4 pins) / ANo to AN5 (6 pins) / ANo to AN7 (8 pins) |  |  |  |

Operation (1) Setting the A-D conversion start flag to "1" causes the A-D converter to start the conversion on voltage input to the ANo pin.
(2) After the A-D conversion of voltage input to the ANo pin is completed, the content of the successive comparison register (conversion result) is transmitted to A-D register 0 . The A-D converter converts all analog input pins selected by the user. The conversion result is transmitted to A-D register i corresponding to each pin, every time conversion on one pin is completed.
(3) When the A-D conversion on all the analog input pins selected is completed, the A-D conversion interrupt request bit goes to " 1 ". At this time, the A-D conversion start flag goes to " 0 ". The A-D converter stops operating.


Figure 2.8.9. Operation timing of single sweep mode

## Selecting Sample and hold


!

## Setting A-D control register 0 and A-D control register 1



Note: Rewrite to analog input pin select bit after changing A-D operation mode.

## !

## Setting A-D conversion start flag



Figure 2.8.10. Set-up procedure of single sweep mode

### 2.8.5 Operation of A-D Converter (in repeat sweep mode 0)

In repeat sweep mode 0, choose functions from those listed in Table 2.8.5. Operations of the circled items are described below. Figure 2.8 .11 shows timing chart, and Figure 2.8 .12 shows the set-up procedure.

Table 2.8.5. Choosed functions

| Item | Set-up |  | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation clock $\phi$ AD | 0 | Divided-by-4 fad / divided-by-2 fad / fad | Sample \& Hold |  | Not activated |
|  |  |  |  | 0 | Activated |
| Resolution | 0 | 8-bit / 10-bit |  |  |  |
| Analog input pin | 0 | ANo and $\mathrm{AN}_{1}$ (2 pins) / ANo to AN3 (4 pins) / ANo to AN5 (6 pins) / ANo to AN7 (8 pins) |  |  |  |

Operation (1) Setting the A-D conversion start flag to "1" causes the A-D converter to start the conversion on voltage input to the ANo pin.
(2) After the A-D conversion of voltage input to the ANo pin is completed, the content of the successive comparison register (conversion result) is transmitted to A-D register 0.
(3) The A-D converter converts all pins selected by the user. The conversion result is transmitted to A-D register i corresponding to each pin every time A-D conversion on the pin is completed. The A-D conversion interrupt request bit does not go to " 1 ".
(4) The A-D converter continues operating until the A-D conversion start flag is set to " 0 " by software.


Figure 2.8.11. Operation timing of repeat sweep mode 0


Figure 2.8.12. Set-up procedure of repeat sweep mode 0

### 2.8.6 Operation of A-D Converter (in repeat sweep mode 1)

In repeat sweep mode 1, choose functions from those listed in Table 2.8.6. Operations of the circled items are described below. Figure 2.8.13 shows ANi pin's sweep sequence, Figure 2.8.14 shows timing chart, and Figure 2.8.15 shows the set-up procedure.

Table 2.8.6. Choosed functions

| Item |  | Set-up | Item |  | Set-up |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation clock ¢AD | 0 | Divided-by-4 fad / divided-by-2 fAD / fAD | Sample \& Hold |  | Not activated |
|  |  |  |  | 0 | Activated |
| Resolution | 0 | 8-bit / 10-bit |  |  |  |
| Analog input pin | 0 | Ano (1 pin) / ANo and AN1 (2 pins) / ANo to AN2 (3 pins) / ANo to AN3 (4 pins) |  |  |  |

Operation (1) Setting the A-D conversion start flag to " 1 " causes the A-D converter to start the conversion on voltage input to the ANo pin.
(2) After the A-D conversion on voltage input to the ANo pin is completed, the content of the successive comparison register (conversion result) is transmitted to A-D register 0.
(3) Every time the A-D converter carries out A-D conversion on a selected analog input pin, the A-D converter carries out A-D conversion on only one unselected pin, and then the A-D converter carries out A-D conversion from the ANo pin again. (See Figure 2.8.13.) The conversion result is transmitted to A-D register i every time conversion on a pin is completed. The A-D conversion interrupt request bit does not go to " 1 ".
(4) The A-D converter continues operating until software goes the A-D conversion start flag to " 0 ".


Figure 2.8.13. ANi pin's sweep sequence in repeat sweep mode 1


Figure 2.8.14. Operation timing of repeat sweep mode 1


Figure 2.8.15. Set-up procedure of repeat sweep mode 1

### 2.8.7 Precautions for A-D Converter

(1) Write to each bit (except bit 6) of A-D control register 0 , to each bit of A-D control register 1 , and to bit 0 of $A-D$ control register 2 when A-D conversion is stopped.
In particular, when the Vref connection bit is changed from 0 to 1, start A-D conversion after an elapse of $1 \mu$ s or longer.
(2) To reduce conversion error due to noise, connect a voltage to the AVcc pin and to the VREF pin from an independent source. It is recommended to connect a capacitor between the AVss pin and the AVcc pin, between the AVss pin and the Vref pin, and between the AVss pin and the analog input pin (ANi). Figure 2.8.16 shows an example of connecting the capacitors to these pins.


Figure 2.8.16. Use of capacitors to reduce noice
(3) Set the direction register of the the port corresponding to a pin to be used as an analog input pin to input.
(4) Rewrite to analog input pin after changing A-D operation mode. The two cannot be set at the same time.
(5) When using the one-shot or single sweep mode

Confirm that A-D conversion is complete before reading the A-D register.
(Note: When A-D conversion interrupt request bit is set, it shows that A-D conversion is completed.)
(6) When using the repeat mode or repeat sweep mode 0 or 1

Use the undivided main clock as the internal CPU clock.

### 2.8.8 Method of A-D Conversion (10-bit mode)

(1) The A-D converter compares the reference voltage (Vref) generated internally based on the contents of the successive comparison register with the analog input voltage (VIN) input from the analog input pin. Each bit of the comparison result is stored in the successive comparison register until analog-to-digital conversion (successive comparison method) is complete. If a trigger occurs, the A-D converter carries out the following:

1. Fixes bit 9 of the successive comparison register.

Compares Vref with Vin: [ln this instance, the contents of the successive comparison register are "10000000002" (default).]
Bit 9 of the successive comparison register varies depending on the comparison result as follows.

If Vref < VIN, then " 1 " is assigned to bit 9 .
If Vref > VIN, then " 0 " is assigned to bit 9 .
2. Fixes bit 8 of the successive comparison register.

Sets bit 8 of the successive comparison register to " 1 ", then compares Vref with Vin. Bit 8 of the successive comparison register varies depending on the comparison result as follows:

If Vref < VIN, then " 1 " is assigned to bit 8.
If $V$ ref $>\operatorname{VIN}$, then " 0 " is assigned to bit 8 .
3. Fixes bit 7 through bit 0 of the successive comparison register.

Carries out step 2 above on bit 7 through bit 0 .
After bit 0 is fixed, the contents of the successive comparison register (conversion result) are transmitted to A-D register i.

Vref is generated based on the latest content of the successive comparison register. Table 2.8 .7 shows the relationship of the successive comparison register contents and Vref. Table 2.8.8 shows how the successive comparison register and Vref vary while A-D conversion is in progress. Figure 2.8 .17 shows theoretical A-D conversion characteristics.

Table 2.8.7. Relationship of the successive comparison register contents and Vref

| Successive approximation register $: n$ | Vref $(V)$ |
| :---: | :---: |
| 0 | 0 |
| 1 to1023 | $\frac{\text { VREF }}{1024} \times n-\frac{\text { VREF }}{2048}$ |

Table 2.8.8. Variation of the successive comparison register and Vref while A-D conversion is in progress (10-bit mode)



Figure 2.8.17. Theoretical A-D conversion characteristics (10-bit mode)

### 2.8.9 Method of A-D Conversion (8-bit mode)

(1) In 8-bit mode, 8 higher-order bits of the 10-bit successive comparison register becomes A-D conversion result. Hence, if compared to a result obtained by using an 8-bit A-D converter, the voltage compared is different by 3 VREF/2048 (see what are underscored in Table 2.8.9), and differences in stepping points of output codes occur as shown in Figure 2.8.18.

Table 2.8.9. The comparison voltage in 8-bit mode compared to 8-bit A-D converter

|  |  | 8-bit mode | 8-bit A-D converter |
| :---: | :---: | :---: | :---: |
| Comparison voltage Vref | $\mathrm{n}=0$ | 0 | 0 |
|  | $\mathrm{n}=1$ to 255 | $\frac{\text { VREF }}{2^{8}} \times \mathrm{n}-\frac{\text { VREF }}{2^{10}} \times 0.5$ | $\frac{\text { VREF }}{2^{8}} \times \mathrm{n}-\frac{\text { VREF }}{2^{8}} \times 0.5$ |

Optimal conversion characteristics of 8-bit A-D converter (VREF = 5.12 V)

Output code
(Result of A-D conversion)


Optimal conversion characteristics in 8-bit mode (VREF $=5.12 \mathrm{~V}$ )


Note: Differences in stepping points of output code for analog input voltage.
Figure 2.8.18. The level conversion characteristics of 8-bit mode and 8-bit A-D converter

Table 2.8.10. Variation of the successive comparison register and Vref while A-D conversion is in progress (8-bit mode)


Result of A-D conversion


Figure 2.8.19. Theoretical A-D conversion characteristics (8-bit mode)

### 2.8.10 Absolute Accuracy and Differential Non-Linearity Error

## - Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A-D conversion characteristics, and actual A-D conversion result. When measuring absolute accuracy, the voltage at the middle point of the width of analog input voltage (1-LSB width), that can meet the expectation of outputting an equal code based on the theoretical A-D conversion characteristics, is used as an analog input voltage. For example, if 10-bit resolution is used and if VrEF (reference voltage) = 5.12 V , then 1-LSB width becomes 5 mV , and $0 \mathrm{mV}, 5 \mathrm{mV}, 10 \mathrm{mV}, 15 \mathrm{mV}, 20 \mathrm{mV}, \ldots$ are used as analog input voltages. If analog input voltage is 25 mV , "absolute accuracy $= \pm 3 \mathrm{LSB}$ " refers to the fact that actual A-D conversion falls on a range from " 00216 " to " 00816 " though an output code, " 00516 ", can be expected from the theoretical A-D conversion characteristics. Zero error and full-scale error are included in absolute accuracy.
Also, all the output codes for analog input voltage between Vref and AVcc becomes " 3 FF 16 ".


Figure 2.8.20. Absolute accuracy (10-bit resolution)

## - Differential non-linearity error

Differential non-linearity error refers to the difference between 1-LSB width based on the theoretical AD conversion characteristics (an analog input width that can meet the expectation of outputting an equal code) and an actually measured 1-LSB width (analog input voltage width that outputs an equal code). If 10-bit resolution is used and if VREF (reference voltage) $=5.12 \mathrm{~V}$, "differential non-linearity error $= \pm 1 \mathrm{LSB}$ " refers to the fact that $1-\mathrm{LSB}$ width actually measured falls on a range from 0 mV to 10 mV though 1-LSB width based on the theoretical A-D conversion characteristics is 5 mV (see $5.2 \mathrm{~A}-\mathrm{D}$ converter's standard characteristics).


Figure 2.8.21. Differential non-linearity error (10-bit resolution)

### 2.8.11 Internal Equivalent Circuit of Analog Input

Figure 2.8.22 shows the internal equivalent circuit of analog input.


Figure 2.8.22. Internal equivalent circuit to analog input

### 2.8.12 Sensor's Output Impedance under A-D Conversion

To carry out A-D conversion properly, charging the internal capacitor C shown in Figure 2.8.23 has to be completed within a specified period of time. With T as the specified time, time T is the time that switches SW2 and SW3 are connected to O in Figure 2.8.22. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A-D converter be X, and the A-D converter's resolution be Y .

$$
\begin{aligned}
& \mathrm{Vc} \text { is generally } \mathrm{VC}=\operatorname{VIN}\left\{1-\mathrm{e}^{-\frac{\mathrm{t}}{\mathrm{C}(\mathrm{RO} 0+\mathrm{R})}} \quad\right\} \\
& \text { And when } \mathrm{t}=\mathrm{T}, \quad \mathrm{VC}=\operatorname{ViN}-\frac{\mathrm{X}}{\mathrm{Y}} \operatorname{VIN}=\operatorname{Vin}\left(1-\frac{\mathrm{X}}{\mathrm{Y}}\right) \\
& e^{-\frac{T}{C(R 0+R)}}=\frac{X}{Y} \\
& -\frac{T}{C(R 0+R)}=\ln \frac{X}{Y} \\
& \text { Hence, } R 0=-\frac{T}{C \cdot \ln \frac{X}{Y}}-R
\end{aligned}
$$

Each value is $\mathrm{R}=7.8 \mathrm{k} \Omega, \mathrm{C}=3 \mathrm{pF}, \mathrm{T}=0.3$ us in the $\mathrm{A}-\mathrm{D}$ conversion mode with sample \& hold. For example, when the A-D converter's resolution is 10 bits and precision (error) of the A-D converter is 0.1 LSB, $Y=10, X=0.1 \mathrm{LSB}$. Hence,

$$
R 0=-\frac{0.3 \times 10^{-6}}{3.0 \times 10^{-12} \cdot \ln \frac{0.1}{1024}}-7.8 \times 10^{3} \div 3.0 \times 10^{3}
$$

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A-D converter turns out to be approximately $3.0 \mathrm{k} \Omega$. Tables 2.8 .11 and 2.8 .12 show output impedance values based on the LSB values.


Figure 2.8.23 A circuit equivalent to the A-D conversion terminal

Table 2.8.11. Output impedance values based on the LSB values (1)

| $\begin{aligned} & \mathrm{f}(\mathrm{XIN}) \\ & (\mathrm{MHz}) \end{aligned}$ | Cycle ( $\mu \mathrm{s}$ ) | Sampling time ( $\mu \mathrm{s}$ ) | R (kohm) | C (pF) | Accuracy (LSB) | R0 (kohm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 0.1 | 0.3$(3 \times$ cycle, sample \&hold bit is enabled $)$ | 7.8 | 3.0 | 0.1 | 3.0 |
|  |  |  |  |  | 0.3 | 4.5 |
|  |  |  |  |  | 0.5 | 5.3 |
|  |  |  |  |  | 0.7 | 5.9 |
|  |  |  |  |  | 0.9 | 6.4 |
|  |  |  |  |  | 1.1 | 6.8 |
|  |  |  |  |  | 1.3 | 7.2 |
|  |  |  |  |  | 1.5 | 7.5 |
|  |  |  |  |  | 1.7 | 7.8 |
|  |  |  |  |  | 1.9 | 8.1 |
| 10 | 0.1 | 0.2 ( $2 \times$ cycle, sample \& hold bit is disabled) | 7.8 | 3.0 | 0.3 | 0.4 |
|  |  |  |  |  | 0.5 | 0.9 |
|  |  |  |  |  | 0.7 | 1.3 |
|  |  |  |  |  | 0.9 | 1.7 |
|  |  |  |  |  | 1.1 | 2.0 |
|  |  |  |  |  | 1.3 | 2.2 |
|  |  |  |  |  | 1.5 | 2.4 |
|  |  |  |  |  | 1.7 | 2.6 |
|  |  |  |  |  | 1.9 | 2.8 |

Table 2.8.12. Output impedance values based on the LSB values (2)

| $\begin{aligned} & \mathrm{f}(\mathrm{XIN}) \\ & (\mathrm{MHz}) \end{aligned}$ | Cycle ( $\mu \mathrm{s}$ ) | Sampling time ( $\mu \mathrm{s}$ ) | R (kohm) | C (pF) | Accuracy (LSB) | R0 (kohm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 0.1 | $0.3$ <br> ( $3 \times$ cycle, sample \& hold bit is enabled) | 7.8 | 3.0 | 0.1 | 4.9 |
|  |  |  |  |  | 0.3 | 7.0 |
|  |  |  |  |  | 0.5 | 8.2 |
|  |  |  |  |  | 0.7 | 9.1 |
|  |  |  |  |  | 0.9 | 9.9 |
|  |  |  |  |  | 1.1 | 10.5 |
|  |  |  |  |  | 1.3 | 11.1 |
|  |  |  |  |  | 1.5 | 11.7 |
|  |  |  |  |  | 1.7 | 12.1 |
|  |  |  |  |  | 1.9 | 12.6 |
| 10 | 0.1 | 0.2 ( $2 \times$ cycle, sample \& hold bit is disabled) | 7.8 | 3.0 | 0.1 | 0.7 |
|  |  |  |  |  | 0.3 | 2.1 |
|  |  |  |  |  | 0.5 | 2.9 |
|  |  |  |  |  | 0.7 | 3.5 |
|  |  |  |  |  | 0.9 | 4.0 |
|  |  |  |  |  | 1.1 | 4.4 |
|  |  |  |  |  | 1.3 | 4.8 |
|  |  |  |  |  | 1.5 | 5.2 |
|  |  |  |  |  | 1.7 | 5.5 |
|  |  |  |  |  | 1.9 | 5.8 |

### 2.9 D-A Converter

### 2.9.1 Overview

The D-A converter used in the M30218 group is based on the 8-bit R-2R technique.

## (1) Output voltage

The D-A converter outputs voltage within a range from 0 V to VREF. The output voltage is determined by VREF/(256) X the D-A register contents.
The D-A converter is not effected by the Vref connection bit of the A-D converter.

## (2) Conversion time

tsu $=3 \mu \mathrm{~s}$
(3) Output from the D-A converter and the direction register

To use the D-A converter, do not set the direction register of the relevant port to output.
(4) Pins related to the D-A converter

- DAo pin, DA1 pin
- AVcc pin
- Vref pin
- AVss pin The GND pin of the analog section
(5) Registers related to the D-A converter

Figure 2.9.1 shows the memory map of D-A converter-related registers, and Figure 2.9.2 shows D-A converter-related registers.
(6) Note

D-A output pins shared with P97 and P96. The two pins are input ports and floating at the reset.

| 03D816 | D-A register 0 (DA0) |
| :---: | :---: |
| 03D916 |  |
| 03DA16 | D-A register 1 (DA1) |
| 03DB16 |  |
| 03DC16 | D-A control register (DACON) |

Figure 2.9.1. Memory map of D-A converter-related registers


Figure 2.9.2. D-A converter-related registers

### 2.9.2 D-A Converter Operation

The following is the D-A converter operation. Figure 2.9 .3 shows the set-up procedure.
Operation (1) Writing a value to the D-A register i starts D-A conversion.
(2) Setting the D-Ai output enable bit to "1" outputs an analog signal on the DAi pin.
(3) The D-A converter continues outputting an analog signal until the D-A output enable bit is set to " 0 ".


Figure 2.9.3. Set-up procedure of D-A converter

### 2.10 DMAC

### 2.10.1 Overview

DMAC transfers one data item held in the source address to the destination address every time a transfer request is generated. The following is a DMAC overview.

## (1) Source address and destination address

Both the register which indicates a source and the register which indicates a destination comprise of 24 bits, so that each can cover a 1M bytes space. After transfer of one bit of data is completed, the address in either the source register or the destination register can be incremented. However, both registers cannot be incremented. The links between the source and destination are as follows:
(a) A fixed address from an arbitrary 1 M bytes space
(b) An arbitrary 1 M bytes space from a fixed address
(c) A fixed address from another fixed address

## (2) The number of bits of data transferred

The number of bit of data indicated by the transfer counter is transferred. If a 16-bit transfer is selected, up to 128 K bytes can be transferred. If an 8 -bit transfer is selected, up to 64 K bytes can be transferred. The transfer counter is decremented each time one bit of data is transferred, and a DMA interrupt occurs when the transfer counter underflows.

## (3) DMA transfer factor

The DMA transfer factor can be selected from the following 15 factors: falling edge of $\overline{\text { INTO/INT1 }}$ pin, timer A0 interrupt request through timer A4 interrupt request, timer B0 interrupt request through timer B2 interrupt request, UART0 transmission interrupt request, UART0 reception interrupt request, UART1 transmission interrupt request, UART1 reception interrupt request, A-D conversion interrupt request, and software trigger.
When software trigger is selected, DMA transfer is generated by writing " 1 " to software DMA interrupt request bit. When other factor is selected, DMA transfer is generated by generating corresponding interrupt request.

## (4) Channel priority

If DMA0 transfer request and DMA1 transfer request occur simultaneously, priority is given to DMA0.

## (5) Writing to a register

When writing to the source register or the destination register with DMA enabled, the content of the register with a fixed address will change at the time of writing. Therefore, the user should not write to a register with a fixed address when the DMA enable bit is set to " 1 ". The contents of the register with 'forward direction' selected, and the transfer counter, are changed when reloaded. A reload occurs either when the transfer counter underflows, or when the DMA enable bit is re-enabled, after having been disabled.
The reload register can be written to, as in normal conditions.

## (6) Reading to a register

The reload register can be read to, as in normal conditions.

## (7) Switching function

(a) Switching between one-shot transfer and repeated transfer
'One-shot transfer' refers to a mode in which DMA is disabled after the transfer counter underflows. 'Repeated transfer' refers to a mode in which a reload is carried out after the transfer counter underflows. The reload is carried out for the transfer counter and on the address pointer subjected to forward direction.

The following are examples of operation in which the options listed are selected.

- A fixed address from an arbitrary 1M byte space, one-shot transfer P358
- An arbitrary 1 M byte space from a fixed address, repeated transfer....................................... P360
(8) Registers related to DMAC

Figure 2.10 .1 shows the memory map of DMAC-related registers, and Figures 2.10.2 and 2.10.3 show DMAC-related registers.


Figure 2.10.1. Memory map of DMAC-related registers

DMAi request cause select register


Note: Address 03B816 is for INT0; address 03BA16 is for INT1.


Figure 2.10.2. DMAC-related registers (1)

DMAi source pointer ( $\mathrm{i}=0,1$ )


DMAi destination pointer $(i=0,1)$


DMAi transfer counter ( $\mathrm{i}=0,1$ )


Figure 2.10.3. DMAC-related registers (2)

### 2.10.2 Operation of DMAC (one-shot transfer mode)

In one-shot transfer mode, choose functions from the items shown in Table 2.10.1. Operations of the circled items are described below. Figure 2.10.4 shows an example of operation and Figure 2.10.5 shows the set-up procedure.

Table 2.10.1. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Transfer space | $\mathbf{0}$ | Fixed address from an arbitrary 1 M bytes space |
|  |  | Arbitrary 1 M bytes space from a fixed address |
|  |  | Fixed address from fixed address |
|  | $\mathbf{0}$ | 8 bits |
|  |  | 16 bits |

Operation (1) When software trigger is selected, setting software DMA request bit to "1" generates a DMA transfer request signal.
(2) If DMAC is active, data transfer starts, and the contents of the address indicated by the DMAi forward-direction address pointer are transferred to the address indicated by the DMAi destination pointer. When data transfer starts directly after DMAC becomes active, the value of the DMAi transfer counter reload register is reloaded to the DMAi transfer counter, and the value of the DMAi source pointer is reloaded by the DMAi forward-direction address pointer. Each time a DMA transfer request signal is generated, 1 byte of data is transferred. The DMAi transfer counter is down counted, and the DMAi forward-direction address pointer is up counted.
(3) If the DMA transfer counter underflows, the DMA enable bit changes to " 0 " and DMA transfer is completed. The DMA interrupt request bit changes to " 1 " simultaneously.


Figure 2.10.4. Example of operation of one-shot transfer mode


Figure 2.10.5. Set-up procedure of one-shot transfer mode

### 2.10.3 Operation of DMAC (repeated transfer mode)

In repeat transfer mode, choose functions from the items shown in Table 2.10.2. Operations of the circled items are described below. Figure 2.10.6 shows an example of operation and Figure 2.10.7 shows the set-up procedure.

Table 2.10.2. Choosed functions

| Item | Set-up |  |
| :--- | :--- | :--- |
| Transfer space |  | Fixed address from an arbitrary 1 M bytes space |
|  | $\mathbf{O}$ | Arbitrary 1 M bytes space from a fixed address |
|  |  | Fixed address from fixed address |
|  |  | 8 bits |
|  | $\mathbf{O}$ | 16 bits |

Operation (1) When software trigger is selected, setting software DMA request bit to "1" generates a DMA transfer request signal.
(2) If DMAC is active, data transfer starts, and the contents of the address indicated by the DMAi forward-direction address pointer are transferred to the address indicated by the DMAi destination pointer. When data transfer starts directly after DMAC becomes active, the value of the DMAi transfer counter reload register is reloaded to the DMAi transfer counter, and the value of the DMAi source pointer is reloaded by the DMAi forward-direction address pointer. Each time a DMA transfer request signal is generated, 2 byte of data is transferred. The DMAi transfer counter is down counted, and the DMAi forward-direction address pointer is up counted.
(3) Though DMAi transfer counter is underflowed, DMA enable bit is still "1". The DMA interrupt request bit changes to "1" simultaneously.
(4) After DMAi transfer counter is underflowed, when the next DMA request is generated, DMA transfer is repeated from (1).


Figure 2.10.6. Example of operation of repeated transfer mode


Figure 2.10.7. Set-up procedure of repeated transfer mode

### 2.11 CRC Calculation Circuit

### 2.11.1 Overview

Cyclic Redundancy Check (CRC) is a method that compares CRC code formed from transmission data by use of a polynomial generation with CRC check data so as to detect errors in transmission data. Using the CRC calculation circuit allows generation of CRC code. A polynomial counter is used for the polynomial generation.

## (1) Registers related to CRC calculation circuit

Figure 2.11 .1 shows the memory map of CRC-related registers, and Figure 2.11.2 shows CRC- related registers.


Figure 2.11.1. Memory map of CRC-related registers

CRC data register


CRC input register


Figure 2.11.2. CRC-related registers

### 2.11.2 Operation of CRC Calculation Circuit

The following describes the operation of the CRC calculation. Figure 2.11 .3 shows an example of calculation data 012316 using the CRC calculation circuit.

Operation (1) The CRC calculation circuit sets an initial value in the CRC data register.
(2) Writing 1 byte data to the CRC input register generates CRC code based on the data register. CRC code generation for 1 byte data finishes in two machine cycles.
(3) The CRC calculation circuit detects an error by means of comparing the CRC-checking data with the content of the CRC data register, after the next data is written to the CRC input register.
(4) The content of CRC data register after all data is written becomes CRC code.


The code resulting from sending 0116 in LSB first mode is ( 10000000 ). Thus the CRC code in the generating polynomial, $\left(X^{16}+X^{12}+X^{5}+1\right)$, becomes the remainder resulting from dividing (1000 0000) $X^{16}$ by (100010000 00100001 ) in conformity with the modulo-2 operation.


> Modulo-2 operation is operation that complies with the law given below.

$$
\begin{aligned}
0+0 & =0 \\
0+1 & =1 \\
1+0 & =1 \\
1+1 & =0 \\
-1 & =1
\end{aligned}
$$

Thus the CRC code becomes (1001 00011000 1000). Since the operation is in LSB first mode, the (1001 00011000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary in the CRC operation circuit built in the M16C, switch between the LSB side and the MSB side of the input-holding bits, and carry out the CRC operation. Also switch between the MSB and LSB of the result as stored in CRC data.
(3) Setting $2316 \longrightarrow$

$\begin{array}{ll}\text { CRC input register } & \begin{array}{l}\text { CRCIN } \\ {[03 B E 16]}\end{array}\end{array}$

After CRC calculation is complete


CRC data register CRCD [03BD16, 03BC 16 ]

Stores CRC code
Figure 2.11.3. Calculation example using the CRC calculation circuit

### 2.12 Watchdog Timer

### 2.12.1 Overview

The watchdog timer can detect a runaway program using its 15 -bit timer prescaler. The following is an overview of the watchdog timer.

## (1) Watchdog timer start procedure

When reset, the watchdog timer is in stopped state. Writing to the watchdog timer start register initializes the watchdog timer to 7FFF16 and causes it to start performing a down count. The watchdog timer, once started operating, cannot be stopped by any means other than stopping conditions.

## (2) Watchdog timer stop conditions

The watchdog timer stops in any one of the following states:
(a) Period in which the CPU is in stopped state
(b) Period in which the CPU is in waiting state
(c) Period in which the microcomputer is in hold state

## (3) Watchdog timer initialization

The watchdog timer is initialized to 7FFF16 in the cases given below, and begins a down count.
(a) When the watchdog timer writes to the watchdog timer start register while a count is in progress
(b) When the watchdog timer underflows

## (4) Runaway detection

When the watchdog timer underflows, a watchdog timer interrupt occurs. In writing a program, write to the watchdog timer start register before the watchdog timer underflows. The watchdog timer interrupt occurs regardless of the status of the interrupt enable flag (I flag). In processing a watchdog timer interrupt, set the software reset bit to "1" to reset software.

## (5) Watchdog timer cycle

The watchdog timer cycle varies depending on the BCLK and the frequency division ratio of the prescaler selected.

Table 2.12.1. The watchdog timer cycle

| CM07 | CM06 | CM17 | CM16 | BCLK | WDC7 | Period |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 10MHz | 0 | Approx. 52.4ms (Note) |
|  |  |  |  |  | 1 | Approx. 419.4ms (Note) |
| 0 | 0 | 0 | 1 | 5 MHz | 0 | Approx. 104.9ms (Note) |
|  |  |  |  |  | 1 | Approx. 838.9ms (Note) |
| 0 | 0 | 1 | 0 | 2.5 MHz | 0 | Approx. 209.7ms (Note) |
|  |  |  |  |  | 1 | Approx. 1.68s (Note) |
| 0 | 0 | 1 | 1 | 0.625 MHz | 0 | Approx. 838.9ms (Note) |
|  |  |  |  |  | 1 | Approx. 6.71s (Note) |
| 0 | 1 | Invalid | Invalid | 1.25 MHz | 0 | Approx. 419.4 ms (Note) |
|  |  |  |  |  | 1 | Approx. 3.36s (Note) |
| 1 | Invalid | Invalid | Invalid | 32 kHz | Invalid | Approx. 2s (Note) |

Note: An error due to the prescaler occurs.
(6) Registers related to the watchdog timer

Figure 2.12 .1 shows the memory map of watchdog timer-related registers, and Figure 2.12 .2 shows watchdog timer-related registers.

|  | Watchdog timer start register (WDTS) |
| :--- | :--- |
|  | Watchdog timer control register (WDC) |
|  |  |

Figure 2.12.1. Memory map of watchdog timer-related registers

Watchdog timer control register


Watchdog timer start register


Figure 2.12.2. Watchdog timer-related registers

### 2.12.2 Operation of Watchdog Timer

The following is an operation of the watchdog timer. Figure 2.12 .3 shows the operation timing, and Figure 2.12.4 shows the set-up procedure.

Operation (1) Writing to the watchdog timer start register initializes the watchdog timer to 7FFF16 and causes it to start a down count.
(2) With a count in progress, writing to the watchdog timer start register again initializes the watchdog timer to 7FFF16 and causes it to resume counting.
(3) Either executing the WAIT instruction or going to the stopped state causes the watchdog timer to hold the count in progress and to stop counting. The watchdog timer resumes counting after returning from the execution of the WAIT instruction or from the stopped state.
(4) If the watchdog timer underflows, it is initialized to 7FFF16 and continues counting. At this time, a watchdog timer interrupt occurs.


Figure 2.12.3. Operation timing of watchdog timer


Figure 2.12.4. Set-up procedure of watchdog timer

### 2.13 Address Match Interrupt

### 2.13.1 Overview

The address match interrupt is used for correcting a ROM or for a simplified debugging-purpose monitor. The following is an overview of the address match interrupt.

## (1) Enabling/disabling the address match interrupt

The address match interrupt enable bit can be used to enable and disable an address match interrupt. It is affected neither by the processor interrupt priority level (IPL) nor the interrupt enable flag (I flag).

## (2) Timing of the address match interrupt

An interrupt occurs immediately before executing the instruction in the address indicated by the address match interrupt register. Set the first address of the instruction in the address match interrupt register. Setting a half address of an instruction or an address of tabulated data does not generate an address match interrupt.
The first instruction of an interrupt routine does not generate an address match interrupt either.

## (3) Returning from an address match interrupt

The return address put in the stack when an address match interrupt occurs depends on the instruction not yet executed (the instruction the address match interrupt register indicates). The return address is not put in the stack. For this reason, to return from an address match interrupt, either rewrite the content of the stack and use the REIT instruction or use the POP instruction to restore the stack to the state as it was before the interrupt occurred and return by use of a jump instruction.
Figure 2.13.1 shows unexecuted instructions and corresponding the stacked addresses.

```
<Instructions whose address is added to by 2 when an address match interrupt occurs>
- 16-bit operation code instructions
- 8 -bit operation code instructions given below
\begin{tabular}{llllcl} 
ADD.B:S & \#IMM8,dest & SUB.B:S & \#IMM8,dest & AND.B:S & \#IMM8,dest \\
OR.B:S & \#IMM8,dest & MOV.B:S & \#IMM8,dest & STZ.B:S & \#IMM8,dest \\
STNZ.B:S & \#IMM8,dest & STZX.B:S & \#IMM81,\#IMM82,dest & \\
CMP.B:S & \#IMM8,dest & PUSHM & SrC & POPM & dest \\
JMPS & \#IMM8 & JSRS & \#IMM8 & & \\
MOV.B:S & \#IMM,dest & (However, dest = A0/A1) & &
\end{tabular}
```

<Instructions whose address is added to by 1 when an address match interrupt occurs>

- Instructions other than those listed above

Figure 2.13.1. Unexecuted instructions and corresponding stacked addresses

## (4) How to determine an address match interrupt

Address match interrupts can be set at two different locations. However, both location will have the same vector address. Therefore, it is necessary to determine which interrupt has occurred; address match interrupt 0 or address match interrupt 1 . Using the content of the stack, etc., determine which interrupt has occurred according to the first part of the address match interrupt routine.
(5) Registers related to the address match interrupt

Figure 2.13 .2 shows the memory map of address match interrupt-related registers, and Figure 2.13.3 shows address match interrupt-related registers.

| 000916 | Address match interrupt enable register (AIER) |
| :--- | :--- |
| $000 \mathrm{~A}_{16} 6$ |  |
| $000 \mathrm{~B}_{16}$ |  |
| $000 \mathrm{C}_{16} 6$ |  |
| 000 D 16 |  |
| $000 \mathrm{E}_{16}$ |  |
| $000 \mathrm{~F}_{16}$ |  |
| 001016 |  |
| 001116 | Address match interrupt register 0 (RMAD0) |
| 001216 |  |
| 001316 |  |
| 001416 |  |
| 001516 | Address match interrupt register 1 (RMAD1) |
| 001616 |  |
|  |  |

Figure 2.13.2. Memory map of address match interrupt-related registers

Address match interrupt enable register


Address match interrupt register $\mathrm{i}(\mathrm{i}=0,1)$


Figure 2.13.3. Address match interrupt-related registers

### 2.13.2 Operation of Address Match Interrupt

The following is an operation of address match interrupt. Figure 2.13 .4 shows the set-up procedure of address match interrupt, and Figure 2.13 .5 shows the overview of the address match interrupt handling routine.

Operation (1) The address match interrupt handling routine sets an address to be used to cause the address match interrupt register to generate an interrupt.
(2) Setting the address match enable flag to " 1 " enables an interrupt to occur.
(3) An address match interrupt occurs immediately before the instruction in the address indicated by the address match interrupt register as a program is executed.


Figure 2.13.4. Set-up procedure of address match interrupt

## Address match interrupt routine

[1] Storing registers
[2] Determining the interrupt address


## Explanation:

[1] Storing the contents of the registers holding the main program status to be kept.
[2] Determining the interrupt address
Determining which factor generated the interrupt.
[3] Rewriting the stack
Rewriting the return address.
Figure 2.13.5. Overview of the address match interrupt handling routine

### 2.14 Power Control

### 2.14.1 Overview

'Power Control' refers to the reduction of CPU power consumption by stopping the CPU and oscillators, or decreasing the operation clock. The following is a description of the three available power control modes:

## (1) Modes

Power control is available in three modes.

## (a) Normal operation mode

## - High-speed mode

Divide-by- 1 frequency of the main clock becomes the BCLK. The CPU operates with the BCLK selected. Each peripheral function operates according to its assigned clock.

## - Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the BCLK selected. Each peripheral function operates according to its assigned clock.

## - Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

## - Low power consumption mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.

## (b) Wait mode

The CPU operation is stopped. The oscillators do not stop.

## (c) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 2.14.1 shows the state transition diagram of the above modes.

## Transition of stop mode, wait mode



## Transition of normal mode



Note 1: Switch clock after oscillation of main clock is sufficiently stable.
Note 2: Switch clock after oscillation of sub clock is sufficiently stable.
Note 3: Change CM06 after changing CM17 and CM16.
Note 4: Transit in accordance with arrow.

Figure 2.14.1. State transition diagram of power control mode

## (2) Switching the driving capacity of the oscillation circuit

Both the main clock and the secondary clock have the ability to switch the driving capacity. Reducing the driving capacity after the oscillation stabilizes allows for further reduction in power consumption.

## (3) Clearing stop mode and wait mode

The stop mode and wait mode can be cleared by generating an interrupt request, or by resetting hardware. Set the priority level of the interrupt to be used for clearing, higher than the processor interrupt priority level (IPL), and enable the interrupt enable flag (I flag). When an interrupt clears a mode, that interrupt is processed. Table 2.14 .1 shows the interrupts that can be used for clearing a stop mode and wait mode.

## (4) BCLK in returning from wait mode or stop mode

## (a) Returning from wait mode

The processor immediately returns to the BCLK, which was in use before entering wait mode.

## (b) Returning from stop mode

CM06 is set to " 1 " when the device enters stop mode after selecting the main clock for BCLK. CM17, CM16, and CM07 do not change state. In this case, when restored from stop mode, the device starts operating in divided-by-8 mode.
When the device enters stop mode after selecting the subclock for BCLK, CM06, CM17, CM16, and CM07 all do not change state. In this case, when restored from stop mode, the device starts operating in low-speed mode.

Table 2.14.1. Interrupts available for clearing stop mode and wait mode

| Interrupt for clearing | Wait mode |  | Stop mode |
| :--- | :---: | :---: | :---: |
|  | CM02 $=0$ | CM02 $=1$ |  |
| DMA0 interrupt | Impossible | Impossible | Impossible |
| DMA1 interrupt | Impossible | Impossible | Impossible |
| A-D interrupt | Note 3 | Impossible | Impossible |
| UART0 transmit interrupt | Possible | Note 1 | Note 1 |
| UART0 receive interrupt | Possible | Note 1 | Note 1 |
| UART1 transmit interrupt | Possible | Note 1 | Note 1 |
| UART1 receive interrupt | Possible | Note 1 | Note 1 |
| SI/O automatic transfer interrupt | Possible | Impossible | Impossible |
| FLD interrupt | Possible | Impossible | Impossible |
| Timer A0 interrupt | Possible | Note 2 | Note 2 |
| Timer A1 interrupt | Possible | Note 2 | Note 2 |
| Timer A2 interrupt | Possible | Note 2 | Note 2 |
| Timer A3 interrupt | Possible | Note 2 | Note 2 |
| Timer A4 interrupt | Possible | Note 2 | Note 2 |
| Timer B0 interrupt | Possible | Note 2 | Note 2 |
| Timer B1 interrupt | Possible | Note 2 | Note 2 |
| Timer B2 interrupt | Possible | Note 2 | Note 2 |
| $\overline{\text { INT0 interrupt }} \overline{\overline{\text { NT1 }} \text { interrupt }}$ | Possible | Possible | Possible |
| $\overline{\text { INT2 } \text { interrupt }}$ | Possible | Possible | Possible |
| $\overline{\text { INT3 interrupt }}$ | Possible | Possible | Possible |
| $\overline{\overline{\text { NT4 }} \text { interrupt }}$ | Possible | Possible | Possible |
| $\overline{\text { INT5 interrupt }}$ | Possible | Possible | Possible |

[^1]
## (5) Sequence of returning from stop mode

Sequence of returning from stop mode is oscillation start-up time and interrupt sequence.
When interrupt is generated in stop mode, CM10 becomes " 0 " and clearing stop mode.
Starting oscillation and supplying BCLK execute the interrupt sequence as follow:

In the interrupt sequence, the processor carries out the following in sequence given:
(a) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. The interrupt request bit of the interrupt written in address 0000016 will then be set to "0".
(b) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
(c) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer assignment flag ( U flag) to " 0 " (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
(d) Saves the content of the temporary register (Note) within the CPU in the stack area.
(e) Saves the content of the program counter (PC) in the stack area.
(f) Sets the interrupt priority level of the accepted instruction in the IPL.

Note: This register cannot be utilized by the user.
After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Figure 2.14.2 shows the sequence of returning from stop mode.


Figure 2.14.2. Sequence of returning from stop mode

## (6) Registers related to power control

Figure 2.14 .3 shows the memory map of power control-related registers, and Figure 2.14 .4 shows power control-related registers.

| 000616 | System clock control register 0 (CM0) |
| :--- | :--- |
|  | System clock control register 1 (CM1) |
|  |  |
|  |  |

Figure 2.14.3. Memory map of power control-related registers

System clock control register 0 (Note 1)


Note 1: Set bit 0 of the protect register (address 000A 16) to " 1 " before writing to this register.
Note 2: Changes to "1" when shifting to stop mode and at a reset.
Note 3: When entering power saving mode, main clock stops using this bit. When returning from stop mode and operating with XIN, set this bit to " 0 ". When main clock oscillation is operating by itself, set system clock select bit (CM07) to " 1 " before setting this bit to " 1 ".
Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
Note 5: If this bit is set to " 1 ", X OUT turns "H". The built-in feedback resistor remains being connected, so X in turns pulled up to XOUT ("H") via the feedback resistor.
Note 6: Set port Xc select bit (CM04) to " 1 " and stabilize the sub-clock oscillating before setting to this bit from " 0 " to " 1 ". Do not write to both bits at the same time. And also, set the main clock stop bit (CM05) to " 0 " and stabilize the main clock oscillating before setting this bit from " 1 " to " 0 ".
Note 7: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 8: fC32 is not included.
System clock control register 1 (Note 1)


Note 1: Set bit 0 of the protect register (address 000A 16) to " 1 " before writing to this register.
Note 2: This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 3: Can be selected when bit 6 of the system clock control register 0 (address 0006 16) is " 0 ". If " 1 ", division mode is fixed at 8.
Note 4: If this bit is set to " 1 ", X OUT turns "H", and the built-in feedback resistor is cut off. X CIN and Xcout turn highimpedance state.

Figure 2.14.4. Power control-related registers

### 2.14.2 Stop Mode Set-Up

Settings and operation for entering stop mode are described here.

Operation (1) Enables the interrupt used for returning from stop mode.
(2) Sets the interrupt enable flag (I flag) to " 1 ".
(3) Clearing the protection and setting every-clock stop bit to "1" stops oscillation and causes the processor to go into stop mode.


Figure 2.14.5. Example of stop mode set-up

### 2.14.3 Wait Mode Set-Up

Settings and operation for entering wait mode are described here.

Operation (1) Enables the interrupt used for returning from wait mode.
(2) Sets the interrupt enable flag (I flag) to " 1 ".
(3) Clears the protection and changes the content of the system clock control register.
(4) Executes the WAIT instruction.


Figure 2.14.6. Example of wait mode set-up

### 2.14.4 Precautions in Power Control

(1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.
(2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to " 1 " within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to 1 .
(3) Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.
(4) Suggestions to reduce power consumption

## - Ports

The processor retains the state of each programmable I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that float. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

## (a) A-D converter

A current always flows in the Vref pin. When entering wait mode or stop mode, set the Vref connection bit to "0" so that no current flows into the VREF pin.

## (b) D-A converter

The processor retains the D-A state even when entering wait mode or stop mode. Disable the output from the D-A converter then work on the programmable I/O ports.
(c) Stopping peripheral functions

In wait mode, stop non-used wait peripheral functions using the peripheral function clock stop bit.
(d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

## (e) External clock

When using an external clock input for the CPU clock, set the main clock stop bit to "1". Setting the main clock stop bit to "1" causes the XOUT pin not to operate and the power consumption goes down (when using an external clock input, the clock signal is input regardless of the content of the main clock stop bit).

### 2.15 Programmable I/O Ports

### 2.15.1 Overview

Forty-eight programmable I/O ports and forty high-breakdown-voltage output ports are available. I/O pins also serve as I/O pins for built-in peripheral functions.
Each port has a direction register that defines the I/O direction and also has a port register for I/O data. In addition, each port has a pull-up control register that defines pull-up in terms of 4 bits. Ports P2, P3, and P40-P43 are high-breakdown-voltage P-channel open-drain output structure. These ports have no pullup resistance.
The following is an overview of the programmable I/O ports:

## (1) Writing to a port register

With the direction register set to output, the level of the written values from each relevant pin is output by writing to a port register. The output level conforms to CMOS output or P-channel open-drain output. "L" level of port which is built-in pull-down resistor is apply voltage to the VEE pin. Writing to the port register, with the direction register set to input, inputs a value to the port register, but nothing is output to the relevant pins. The output level remains floating.

## (2) Reading a port register

With the direction register set to output, reading a port register takes out the content of the port register, not the content of the pin. When the FLD controller is used, reading the port register takes out FLD output. With the direction register set to input, reading the port register takes out the content of the pin.

## (3) Exclusive high-breakdown-voltage output port

There are 40 exclusive output Ports: P0 to P2, P5 and P6.
All ports have structure of high-breakdown-voltage P-channel open drain output. Exclusive output ports except P2 have built-in pull-down resistance.

## (4) Setting pull-up

The pull-up control bit allows setting of the pull-up, in terms of 4 bits, either in use or not in use. For the four bits chosen, pull-up is effective only in the ports whose direction register is set to input. Pull-up is not effective in ports whose direction register is set to output.
Do not set pull-up of corresponding pin when XCIN/Xcout is set or a port is used as A-D input.
(5) I/O functions of built-in peripheral devices

Table 2.15.1 shows relation between ports and I/O functions of built-in peripheral devices.

Table 2.15.1. Relation between ports and I/O functions of built-in peripheral devices

| Port | Internal peripheral device I/O pins |
| :--- | :--- |
| P0 to P3 | FLD controller output pins |
| P40 to P43 | FLD controller output pins |
| P44 to P47 | FLD controller output pins/UART0 I/O pins |
| P5, P6 | FLD controller output pins |
| P70 to P72 | Timer B0 to B2 input pins |
| P73 | Timer A0 I/O pin |
| P74 to P77 | Timer A1 to A4 input pins/UART1 I/O pins |
| P80 to P85 | External interrupt input pins |
| P86, P87 | Sub-clock input pins |
| P90 to P95 | I/O pins of serial I/O with automatic transfer function |
| P96 | D-A converter output pin/Clock I/O pin of serial I/O with automatic transfer function |
| P97 | D-A converter output pin/ X IN division clock output pin <br> / DIM signal output pin of FLD controller |
| P100 to P107 | A-D converter input pins |

## (6) Examples of working on non-used pins

Table 2.15.2 contains examples of working on non-used pins. There are shown here for mere examples. In practical use, make suitable changes and perform sufficient evaluation in compliance with you application.
(a) Single-chip mode

Table 2.15.2. Examples of working on unused pins in single-chip mode

| Pin name | Connection |
| :--- | :--- |
| Ports P3, P4, P7 to P10 | After setting for input mode, connect every pin to V ss or Vcc via a <br> resistor; or after setting for output mode, leave these pins open. <br> (Note 1) |
| Ports P0 to P2, P5, P6 | Open |
| Xout (Note 2), VEE | Open |
| AVss, VREF | Connect to Vss |

Note 1: If setting these pins in output mode and opening them, ports are in input mode until switched into output mode by use of software after reset. Thus the voltage levels of the pins become unstable, and there can be instances in which the power source current increases while the ports are in input mode.
In view of an instance in which the contents of the direction registers change due to a runaway generated by noise or other causes, setting the contents of the direction registers periodically by use of software increases program reliability.
Note 2: When an external clock is input to the X in pin.
(7) Registers related to the programmable I/O ports

Figure 2.15 .1 shows the memory map of programmable I/O ports-related registers, and Figures 2.15.2 to 2.15 .4 show programmable I/O ports-related registers.

| 035916 | P2 FLD/port switch register (P2FPR) |
| :---: | :---: |
| 035A16 | P3 FLD/port switch register (P3FPR) |
| 035B16 | P4 FLD/port switch register (P4FPR) |
| 035C16 | P5 digit output set register (P5DOR) |
| 035D16 | P6 digit output set register (P6DOR) |
|  |  |
| 03E016 | Port P0 (P0) |
| 03E116 | Port P1 (P1) |
| 03E216 |  |
| 03E316 |  |
| 03E416 | Port P2 (P2) |
| 03E516 | Port P3 (P3) |
| 03E616 |  |
| 03E716 | Port P3 direction register (PD3) |
| 03E816 | Port P4 (P4) |
| 03E916 | Port P5 (P5) |
| 03EA16 | Port P4 direction register (PD4) |
| 03EB16 |  |
| 03EC16 | Port P6 (P6) |
| 03ED16 | Port P7 (P7) |
| 03EE16 |  |
| 03EF16 | Port P7 direction register (PD7) |
| 03F016 | Port P8 (P8) |
| 03F116 | Port P9 (P9) |
| 03F216 | Port P8 direction register (PD8) |
| 03F316 | Port P9 direction register (PD9) |
| 03F416 | Port P10 (P10) |
| 03F516 |  |
| 03F616 | Port P10 direction register (PD10) |
|  |  |
| 03FC16 |  |
| 03FD16 | Pull-up control register 0 (PUR0) |
| 03FE16 | Pull-up control register 1 (PUR1) |
| 03FF ${ }_{16}$ |  |

Figure 2.15.1. Memory map of programmable I/O ports-related registers

Port Pi direction register


Figure 2.15.2. Programmable I/O ports-related registers (1)

Port Pi register


Figure 2.15.3. Programmable I/O ports-related registers (2)

Pull-up control register 0


## Pull-up control register 1



Figure 2.15.4. Programmable I/O ports-related registers (3)

## Chapter 3

## Examples of Peripheral functions Applications

This chapter presents applications in which peripheral functions built in the M30218 are used. They are shown here as examples. In practical use, make suitable changes and perform sufficient evaluation. For basic use, see Chapter 2 Peripheral Functions Usage.

Here follows the list of applications that appear in this chapter.

- 3.1 Long-period timers ..... P388
- 3.2 Variable-period variable-duty PWM output ..... P392
- 3.3 Delayed one-shot output ..... P396
- 3.4 Buzzer output ..... P400
- 3.5 Solution for external interrupt pins shortage ..... P402
- 3.6 Memory to memory DMA transfer ..... P404
- 3.7 Controlling power using stop mode ..... P408
- 3.8 Controlling power using wait mode ..... P412

This page kept blank for layout purposes.

### 3.1 Long-Period Timers

Overview In this process, Timer A0 and Timer A1 are connected to make a 16-bit timer with a 16-bit prescaler. Figure 3.1 .1 shows the operation timing, Figure 3.1 .2 shows the connection diagram, and Figures 3.1.3 and 3.1.4 show the set-up procedure.
Use the following peripheral functions:

- Timer mode of timer A
- Event counter mode of timer A


## Specifications

(1) Set timer A0 to timer mode, and set timer A1 to event counter mode.
(2) Perform a count on count source f1 using timer A0 to count for 1 ms , and perform a count on timer A0 using timer A1 to count for 1 second.
(3) Connect a $10-\mathrm{MHz}$ oscillator to XIN.

Operation (1) Setting the count start flag to "1" causes the counter to begin counting. The counter of timer A0 performs a down count on count source f1.
(2) If the counter of timer A0 underflows, the counter reloads the content of the reload register and continues counting. At this time, the timer A0 interrupt request bit goes to " 1 ". The counter of timer A1 performs a down count on underflows in timer A0.
(3) If the counter of timer A1 underflows, the counter reloads the content of the reload register and continues counting. At this time, the timer A1 interrupt request bit goes to " 1 ".


Figure 3.1.1. Operation timing of long-period timers


Figure 3.1.2. Connection diagram of long-period timers

## Setting timer A0

Selecting timer mode and functions


## Setting divide ratio



## Setting timer A1

Selecting event counter mode and each function


Continued to the next page

Figure 3.1.3. Set-up procedure of long-period timers (1)

## Continued from the previous page

Setting trigger select register


Trigger select register [Address 038316 TRGSR

Timer A1 event/trigger select bit b1 bo
10 : TA0 overflow is selected
givide ratio
(b15) (b8)


Timer A1 register [Address 0389 16, 038816 ] TA1


Figure 3.1.4. Set-up procedure of long-period timers (2)

### 3.2 Variable-Period Variable-Duty PWM Output

Overview In this process, Timer A0 and A1 are used to generate variable-period, variable-duty PWM output. Figure 3.2.1 shows the operation timing, Figure 3.2 .2 shows the connection diagram, and Figures 3.2.3 and 3.2.4 show the set-up procedure.
Use the following peripheral functions:

- Timer mode of timer A
- One-shot timer mode of timer A


## Specifications

(1) Set timer A0 in timer mode, and set timer A1 in one-shot timer mode with pulse-output function.
(2) Set 1 ms , the PWM period, to timer A0. Set $500 \mu \mathrm{~s}$, the width of PWM "H" pulse, to timer A1. Both timer A0 and timer A1 use f1 for the count source.
(3) Connect a $10-\mathrm{MHz}$ oscillator to XIN.

Operation (1) Setting the count start flag to " 1 " causes the counter of timer $A 0$ to begin counting. The counter of timer A0 performs a down count on count source f1.
(2) If the counter of timer A0 underflows, the counter reloads the content of the reload register and continues counting. At this time, the timer A0 interrupt request bit gose to " 1 ".
(3) An underflow in timer A0 triggers the counter of timer A1 and causes it to begin counting. When the counter of timer A1 begins counting, the output level of the TA1OUT pin gose to "H".
(4) As soon as the count of the counter of timer A1 becomes " 000016 ", the output level of TA1OUT pin gose to "L", and the counter reloads the content of the reload register and stops counting. At the same time, the timer A1 interrupt request bit gose to " 1 ".


Figure 3.2.1. Operation timing of variable-period variable-duty PWM output


Figure 3.2.2. Connection diagram of variable-period variable-duty PWM output

Setting timer A0

Selecting timer mode and functions


Setting timer A1
Selecting one-shot timer mode and functions


E
Continued to the next page

Figure 3.2.3. Set-up procedure of variable-period variable-duty PWM output (1)


Figure 3.2.4. Set-up procedure of variable-period variable-duty PWM output (2)

### 3.3 Delayed One-Shot Output

Overview The following are steps of outputting a pulse only once after a specified elapse since an external trigger is input. Figure 3.3 .1 shows the operation timing, Figure 3.3 . 2 shows the connection diagram, and Figures 3.3.3 and 3.3.4 show the set-up procedure.
Use the following peripheral function:

- One-shot timer mode of timer A

Specifications
(1) Set timer A0 in one-shot timer mode, and set timer A1 in one-shot timer mode with pulseoutput function.
(2) Set 1 ms , an interval before a pulse is output, in timer $A 0$; and set $50 \mu \mathrm{~s}$, a pulse width, in timer A1. Both timer A0 and timer A1 use f 1 for the count source.
(3) Connect a $10-\mathrm{MHz}$ oscillator to XIN.

Operation (1) Setting the trigger select bit to "1" and setting the count start flag to "1" enables the counter of timer A0 to count.
(2) If an effective edge, selected by use of the external trigger select bit, is input to the TAOIN pin, the counter begins a down count. The counter of timer A0 performs a down count on count source f1.
(3) As soon as the counter of timer A0 becomes " 000016 ", the counter reloads the content of the reload register and stops counting. At this time, the timer A0 interrupt request bit gose to " 1 ".
(4) An underflow in timer A0 triggers the counter of timer A1 and causes it to begin counting. When timer A1 begins counting, the output level of the TA1OUT pin gose to "H".
(5) As soon as the counter of timer A1 becomes "000016", the output level of the TA1OUT pin gose to "L", the counter reloads the content of the reload register, and stops counting. At this time, timer A1 interrupt request bit gose to " 1 ".


Figure 3.3.1. Operation timing of delayed one-shot output


Figure 3.3.2. Connection diagram of delayed one-shot output

Setting timer A0
Selecting one-shot timer mode and functions


Sentor

## !

Setting one-shot start flag
(Select TAOIN pin to input TAO trigger)


One-shot start flag [Address 0382 16] ONSF

Timer A0 event/trigger select bit
b7b6
00 : Input on TAOIN is selected (Note)
Note: Set the corresponding port direction register to " 0 ".


Figure 3.3.3. Set-up procedure of delayed one-shot output (1)


Figure 3.3.4. Set-up procedure of delayed one-shot output (2)

### 3.4 Buzzer Output

Overview The timer mode is used to make the buzzer ring. Figure 3.4 .1 shows the operation timing, and Figure 3.4.2 shows the set-up procedure.
Use the following peripheral function:

- The pulse-outputting function in timer mode of timer A.


## Specifications

(1) Sound a $2-\mathrm{kHz}$ buzz beep by use of timer A0.
(2) Effect pull-up in the relevant port by use of a pull-up resistor. When the buzzer is off, set the port high-impedance, and stabilize the potential resulting from pulling up.
(3) Connect a $10-\mathrm{MHz}$ oscillator to XIN.

Operation (1) The microcomputer begins performing a count on timer A0. Timer A0 has disabled interrupts.
(2) The microcomputer begins pulse output by setting the pulse output function select bit to "Pulse output effected". P75 changes into TAOOUT pin and outputs $2-\mathrm{kHz}$ pulses.
(3) The microcomputer stops outputting pulses by setting the pulse output function select bit to "Pulse output not effected". P75 goes to an input pin, and the output from the pin becomes high-impedance.


Figure 3.4.1. Operation timing of buzzer output


Figure 3.4.2. Set-up procedure of buzzer output

### 3.5 Solution for External Interrupt Pins Shortage

Overview The following are solution for external interrupt pins shortage. Figure 3.5.1 shows the set-up procedure.
Use the following peripheral function:

- Event counter mode of timer A


## Specifications

(1) Inputting a falling edge to the TAOIn pin generates a timer AO interrupt.

Operation (1) Set timer A0 to event counter mode, set timer to " 0 ", and set interrupt priority levels in timer A0.
(2) Inputting a falling edge to the TAOIn pin generates a timer AO interrupt.


Figure 3.5.1. Set-up procedure of solution for a shortage of external interrupt pins

### 3.6 Memory to Memory DMA Transfer

Overview The following are steps for changing both source address and destination address to transfer data from memory to another. The DMA transfer utilizes the workings that assign a higher priority to the DMA0 transfer if transfer requests simultaneously occur in two DMA channels. Figure 3.6.1 shows the operation timing, Figure 3.6.2 shows the block diagram, and Figures 3.6.3 and 3.6.4 show the set-up procedure.

Use the following peripheral functions:

- Timer mode of timer A
- Two DMAC channels
- One-byte temporary RAM (address 080016)

Specifications
(1) Transfer the content of memory extending over 128 bytes from address F800016 to a 128byte area starting from address 0040016 . Transfer the content every time a timer A0 interrupt request occurs.
(2) Use DMA0 for a transfer from the source to built-in memory, and DMA1 for a transfer from built-in memory to the destination.

Operation (1) A timer A interrupt request occurs. Though both a DMAO transfer request and a DMA1 transfer request occur simultaneously, the former is executed first.
(2) DMAO receives a transfer request and transfers data from the source to the built-in memory. At this time, the source address is incremented.
(3) Next, DMA1 receives a transfer request and transfers data involved from built-in memory to the destination. At this time, the destination address is incremented.


Note 1: The DMAO operation and DMA1 operation are not necessarily executed in succession due to the a cycle steal operation.
Note 2: The instruction cycle varies from instruction to instruction.
Note 3: Since the parts of the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ signals shown in short-dash lines vary in step with writing to the internal RAM, waveforms are not output to the RD and WR pins.

Figure 3.6.1. Operation timing of memory to memory DMA transfer


Figure 3.6.2. Block diagram of memory to memory DMA transfer


Figure 3.6.3. Set-up procedure of memory to memory DMA transfer (1)

## Continued from the previous page



Figure 3.6.4. Set-up procedure of memory to memory DMA transfer (2)

### 3.7 Controlling Power Using Stop Mode

Overview The following are steps for controlling power using stop mode. Figure 3.7.1 shows the operation timing, Figure 3.7 .2 shows an example of circuit, and Figures 3.7 .3 and 3.7.4 show the set-up procedure.
Use the following peripheral functions:

- INT5 interrupt
- Stop mode


## Specifications

(1) Use INT5 for the INT interrupt. Use the P85/INT5 pin as an input pin.
(2) When a INT5 interrupt request occurs, the stop mode is cleared.

Operation (1) Enable $\overline{\text { INT5 }}$ interrupt and set the pull-up function to the P 85 pin.
(2) Stop XIN to enter the stop mode. Enable INT5 interrupt at this time.
(3) When a INT5 interrupt request occurs by falling edge input to the P85 pin, the stop mode is cleared. Execute the return processing for the other interrupts, which are stopped, in the INT5 interrupt processing and others.


Figure 3.7.1. Operation timing of controlling power using stop mode


Figure 3.7.2. Example of circuit of controling power using stop mode


Figure 3.7.3. Set-up procedure of controlling power using stop mode (1)


Figure 3.7.4. Set-up procedure of controlling power using stop mode (2)

### 3.8 Controling Power Using Wait Mode

Overview The following are steps for controling power using wait mode. Figure 3.8.1 shows the operation timing, and Figures 3.8 .2 to 3.8 .4 show the set-up procedure.
Use the following peripheral functions:

- Timer mode of timer B
- Wait mode

A flag named "F-WIT" is used in the set-up procedure. The purpose of this flag is to decide whether or not to clear wait mode. If F_WIT = " 1 " in the main program, the wait mode is entered; if $F_{-}$WIT = " 0 ", the wait mode is cleared.

## Specifications

(1) Connect a $32.768-\mathrm{kHz}$ oscillator to XCIN to serve as the timer count source. As interrupts occur every one second, which is a count the timer reaches, the controller returns from wait mode and count the clock using a program.
(2) Clear wait mode if a INTO interrupt request occurs.

Operation (1) Switch the system clock from XIN to XCIN to get low-speed mode.
(2) Stop XIN and enter wait mode. In this instance, enable the timer B2 interrupt and the INTO interrupt.
(3) When a timer B2 interrupt request occurs (at 1-second intervals), start supplying the BCLK from XCIN.
At this time, count the clock within the routine that handles the timer B2 interrupts and enter wait mode again.
(4) If a INT0 interrupt occurs, start supplying the BCLK from XCIN. Start the XIN oscillation within the $\overline{\mathrm{INTO}}$ interrupt, and switch the BCLK count source to XIN after oscillation is stabilized.


Figure 3.8.1. Operation timing of controling power using wait mode


Figure 3.8.2. Set-up procedure of controlling power using wait mode (1)


Figure 3.8.3. Set-up procedure of controlling power using wait mode (2)


Figure 3.8.4. Set-up procedure of controlling power using wait mode (3)

This page kept blank for layout purposes.

Chapter 4
Interrupt

### 4.1 Overview of Interrupt

### 4.1.1 Type of Interrupts

Figure 4.1.1 lists the types of interrupts.


Note: Peripheral I/O interrupts are generated by the peripheral functions built into the microcomputer system.

Figure 4.1.1. Classification of interrupts

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level.


### 4.1.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

## - Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

## - Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to " 1 ". The following are instructions whose O flag changes by arithmetic:
ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

## - BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

## - INT interrupt

An INT interrupt occurs when assiging one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.
The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.
So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag ( U flag) when it accepts an interrupt request. If change the U flag to " 0 " and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the $U$ flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

### 4.1.3 Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

## (1) Special interrupts

Special interrupts are non-maskable interrupts.

- Reset

Reset occurs if an " $L$ " is input to the RESET pin.

## - DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

## - Watchdog timer interrupt

 Generated by the watchdog timer.
## - Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

## - Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to " 1 ". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs. For address match interrupt, see 2.13 Address match Interrupt.

## (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

## - DMA0 interrupt, DMA1 interrupt

These are interrupts DMA generates.

## - A-D conversion interrupt

This is an interrupt that the A-D converter generates.

- UART0 and UART1 transmission interrupt

These are interrupts that the serial I/O transmission generates.

- UART0 and UART1 reception interrupt

These are interrupts that the serial I/O reception generates.

- SI/O automatic transfer interrupt

This is an interrupt that the $\mathrm{SI} / \mathrm{O}$ automatic transfer generates.

- FLD interrupt

This is an interrupt that FLD generates.

- Timer A0 interrupt through timer A4 interrupt

These are interrupts that timer A generates.

- Timer B0 interrupt through timer B2 interrupt

These are interrupts that timer B generates.

## - INT0 interrupt through INT5 interrupt

An $\overline{\mathrm{NT}}$ interrupt occurs if either a rising edge or a falling edge is input to the $\overline{\mathrm{INT}}$ pin.

### 4.1.4 Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Two types of interrupt vector tables are available - fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.

## - Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 4.1.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 4.1.1. Interrupts assigned to the fixed vector tables and addresses of vector tables

| Interrupt source | Vector table addresses <br> Address (L) to address (H) | Remarks |
| :--- | :---: | :--- |
| Undefined instruction | FFFDC16 to FFFDF16 | Interrupt on UND instruction |
| Overflow | FFFE016 to FFFE316 | Interrupt on INTO instruction |
| BRK instruction | FFFE416 to FFFE716 | If the vector contains FF16, program execution starts from <br> the address shown by the vector in the variable vector table |
| Address match | FFFE816 to FFFEB16 | There is an address-matching interrupt enable bit |
| Single step (Note) | FFFEC16 to FFFEF16 | Do not use |
| Watchdog timer | FFFF016 to FFFF316 |  |
| DBC (Note) | FFFF416 to FFFF716 | Do not use |
| - | FFFF816 to FFFFB16 | - |
| Reset | FFFFC16 to FFFFF16 |  |

Note: Interrupts used for debugging purposes only.

## - Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 4.1 .2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 4.1.2. Interrupts assigned to the variable vector tables and addresses of vector tables

| Software interrupt number | Vector table address Address (L) to address (H) | Interrupt source | Remarks |
| :---: | :---: | :---: | :---: |
| Software interrupt number 0 | +0 to +3 (Note) | BRK instruction | Cannot be masked I flag |
| - |  | - |  |
| Software interrupt number 7 | +28 to +31 (Note) | INT3 |  |
| Software interrupt number 8 | +32 to +35 (Note) | INT4 |  |
| Software interrupt number 9 | +36 to +39 (Note) | INT5 |  |
| - |  | - |  |
| Software interrupt number 11 | +44 to +47 (Note) | DMAO |  |
| Software interrupt number 12 | +48 to +51 (Note) | DMA1 |  |
| - |  | - |  |
| Software interrupt number 14 | +56 to +59 (Note) | A-D |  |
| Software interrupt number 15 | +60 to +63 (Note) | SI/O automatic transfer |  |
| Software interrupt number 16 | +64 to +67 (Note) | FLD |  |
| Software interrupt number 17 | +68 to +71 (Note) | UART0 transmit |  |
| Software interrupt number 18 | +72 to +75 (Note) | UART0 receive |  |
| Software interrupt number 19 | +76 to +79 (Note) | UART1 transmit |  |
| Software interrupt number 20 | +80 to +83 (Note) | UART1 receive |  |
| Software interrupt number 21 | +84 to +87 (Note) | Timer A0 |  |
| Software interrupt number 22 | +88 to +91 (Note) | Timer A1 |  |
| Software interrupt number 23 | +92 to +95 (Note) | Timer A2 |  |
| Software interrupt number 24 | +96 to +99 (Note) | Timer A3 |  |
| Software interrupt number 25 | +100 to +103 (Note) | Timer A4 |  |
| Software interrupt number 26 | +104 to +107 (Note) | Timer B0 |  |
| Software interrupt number 27 | +108 to +111 (Note) | Timer B1 |  |
| Software interrupt number 28 | +112 to +115 (Note) | Timer B2 |  |
| Software interrupt number 29 | +116 to +119 (Note) | $\overline{\text { INTO }}$ |  |
| Software interrupt number 30 | +120 to +123 (Note) | INT1 |  |
| Software interrupt number 31 | +124 to +127 (Note) | $\overline{\text { INT2 }}$ |  |
| Software interrupt number 32 to Software interrupt number 63 | $\begin{gathered} +128 \text { to }+131 \text { (Note) } \\ \text { to } \\ +252 \text { to }+255 \text { (Note) } \end{gathered}$ | Software interrupt | Cannot be masked I flag |

Note : Address relative to address in interrupt table register (INTB).

### 4.2 Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.
Enable or disable a non-maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).
Figure 4.2.1 shows the memory map of the interrupt control registers, and Figure 4.2 .2 shows the interrupt control registers.

| 004716 | $\overline{\text { INT3 }}$ interrupt control register (INT3IC) |
| :---: | :---: |
| 004816 | INT4 interrupt control register (INT4IC) |
| 004916 | INT5 interrupt control register (INT5IC) |
| 004A ${ }_{16}$ |  |
| 004B16 | DMA0 interrupt control register (DMOIC) |
| 004C16 | DMA1 interrupt control register (DM1IC) |
| 004D16 |  |
| 004E16 | A-D conversion interrupt control register (ADIC) |
| 004F16 | SI/O2 transmit interrupt control register (ASIOIC) |
| 005016 | FLD interrupt control register (FLDIC) |
| 005116 | UART0 transmit interrupt control register (SOTIC) |
| 005216 | UART0 receive interrupt control register (SORIC) |
| 005316 | UART1 transmit interrupt control regster(S1TIC) |
| 005416 | UART1 receive interrupt control register(S1RIC) |
| 005516 | Timer A0 interrupt control register (TAOIC) |
| 005616 | Timer A1 interrupt control register (TA1IC) |
| 005716 | Timer A2 interrupt control register (TA2IC) |
| 005816 | Timer A3 interrupt control register (TA3IC) |
| 005916 | Timer A4 interrupt control register (TA4IC) |
| 005A16 | Timer B0 interrupt control register (TB0IC) |
| 005B16 | Timer B1 interrupt control register (TB1IC) |
| $005 \mathrm{C}_{16}$ | Timer B2 interrupt control register (TB2IC) |
| 005D16 | INT0 interrupt control register (INTOIC) |
| 005E16 | INT1 interrupt control register (INT1IC) |
| 005F16 | $\overline{\text { INT2 interrupt control register (INT2IC) }}$ |

Figure 4.2.1. Memory map of the interrupt control registers

## Interrupt control register(Note2)



Note 1: This bit can only be accessed for reset (=0), but cannot be accessed for set $(=1)$.
Note 2: To rewrite the interrupt control register, do so at a point that dose not generate the interrupt request for that register. For details, see the precautions for interrupts.


Note1 : This bit can only be accessed for reset (= 0 ), but cannot be accessed for set (=1).
Note 2: To rewrite the interrupt control register, do so at a point that dose not generate the interrupt request for that register. For details, see the precautions for interrupts.

Figure 4.2.2. Interrupt control registers

### 4.2.1 Interrupt Enable Flag

The interrupt enable flag (l flag) controls the enabling and disabling of maskable interrupts. Setting this flag to " 1 " enables all maskable interrupts; setting it to " 0 " disables all maskable interrupts. This flag is set to "0" after reset.
The content is changed when the I flag is changed causes the acceptance of the interrupt request in the following timing:

- When changing the I flag using the REIT instruction, the acceptance of the interrupt takes effect as the REIT instruction is executed.
- When changing the I flag using one of the FCLR, FSET, POPC, and LDC instructions, the acceptance of the interrupt is effective as the next instruction is executed.


Figure 4.2.3. The timing of reflecting the change in the I flag to the interrupt

### 4.2.2 Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to " 0 " by hardware. The interrupt request bit can also be set to " 0 " by software. (Do not set this bit to "1").

### 4.2.3 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to " 0 " disables the interrupt.
Table 4.2.1 shows the settings of interrupt priority levels and Table 4.2.2 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag ( 1 flag ) = 1
- interrupt request bit = 1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 4.2.1. Settings of interrupt priority levels

| Interrupt priority level select bit | Interrupt priority level | Priority order |
| :---: | :---: | :---: |
| $\begin{array}{ccc} \hline \text { b2 } & \text { b1 } & \text { b0 } \\ 0 & 0 & 0 \end{array}$ | Level 0 (interrupt disabled) | $\square$ |
| $0 \quad 0 \quad 1$ | Level 1 | Low |
| 010 | Level 2 |  |
| $0 \quad 11$ | Level 3 |  |
| 100 | Level 4 |  |
| 101 | Level 5 |  |
| 110 | Level 6 |  |
| 111 | Level 7 |  |

Table 4.2.2. Interrupt levels enabled according

\left.| IPL |  |  |
| :---: | :---: | :--- |
| IPL2 IPL1 IPLo |  |  |
| 0 | 0 | 0 |$\right)$ Enabled interrupt priority levels

When either the IPL or the interrupt priority level is changed, the new level is reflected to the interrupt in the following timing:

- When changing the IPL using the REIT instruction, the reflection takes effect as of the instruction that is executed in 2 clock cycles after the last clock cycle in volved in the REIT instruction.
- When changing the IPL using either the POPC, LDC or LDIPL instruction, the reflection takes effect as of the instruction that is executed in 3 cycles after the last clock cycle involved in the instruction used.
- When changing the interrupt priority level using the MOV or similar instruction, the reflection takes effect as of the instruction that is executed in 2 clock cycles after the last clock cycle involved in the instruction used.


### 4.2.4 Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

## Example 1:

INT_SWITCH1:

| FCLR | I | ; Disable interrupts. |
| :--- | :--- | :--- |
| AND.B | $\# 00 \mathrm{~h}, 0055 \mathrm{~h}$ | ; Clear TAOIC int. priority level and int. request bit. |
| NOP |  |  |
| NOP |  | ; Enable interrupts. |

## Example 2:

INT SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
MOV.W MEM, R0 ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

INT_SWITCH3:
$\begin{array}{ll}\text { PUSHC FLG ; } \\ \text { FCLR } & \\ \text { I }\end{array}$
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET

### 4.3 Interrupt Sequence

An interrupt sequence - what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed - is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.
In the interrupt sequence, the processor carries out the following in sequence given:
(1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016.
(2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
(3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
(4) Saves the content of the temporary register (Note 1) within the CPU in the stack area.
(5) Saves the content of the program counter (PC) in the stack area.
(6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.
Note: This register cannot be utilized by the user.

### 4.3.1 Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 4.3 .1 shows the interrupt response time.


Figure 4.3.1. Interrupt response time

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).
Time (b) is as shown in Table 4.3.1.

Table 4.3.1. Time required for executing the interrupt sequence

| Interrupt vector address | Stack pointer (SP) value | 16-Bit bus, without wait | 8-Bit bus, without wait |
| :---: | :---: | :---: | :---: |
| Even | Even | 18 cycles (Note 1) | 20 cycles (Note 1) |
| Even | Odd | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Even | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Odd | 20 cycles (Note 1) | 20 cycles (Note 1) |

Note 1: Add 2 cycles in the case of a $\overline{\text { DBC }}$ interrupt; add 1 cycle in the case either of an address match interrupt or of a single-step interrupt.
Note 2: Locate an interrupt vector address in an even address, if possible.


Figure 4.3.2. Time required for executing the interrupt sequence

### 4.3.2 Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 4.3.2 is set in the IPL.

Table 4.3.2. Relationship between interrupts without interrupt priority levels and IPL

| Interrupt sources without priority levels | Value set in the IPL |
| :--- | :---: |
| Watchdog timer | 7 |
| Reset | 0 |
| Other | Not changed |

### 4.3.3 Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.
First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 4.3 .3 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.
Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).


Figure 4.3.3. State of stack before and after acceptance of interrupt request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 4.3 .4 shows the operation of the saving registers.
Note: Stack pointer indicated by U flag.

(2) Stack pointer (SP) contains odd number


[^2]Figure 4.3.4. Operation of saving registers

### 4.4 Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.
Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

### 4.5 Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.
Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted (see Figure 4.5.1).

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.
Figure 4.5.2 shows the priorities of hardware interrupts.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.


Figure 4.5.1. Maskable interrupts priorities (peripheral I/O interrupts)

> Reset > DBC > Watchdog timer > Peripheral I/O > Single step > Address match

Figure 4.5.2. Hardware interrupts priorities

### 4.6 Multiple Interrupts

The state when control branched to an interrupt routine is described below:

- The interrupt enable flag (I flag) is set to "0" (the interrupt is disabled).
- The interrupt request bit of the accepted interrupt is set to " 0 ".
- The processor interrupt priority level (IPL) is assigned to the same interrupt priority level as assigned to the accepted interrupt.

Setting the interrupt enable flag (I flag) to "1" within an interrupt routine allows an interrupt request assigned a priority higher than the IPL to be accepted. Figure 4.6 .1 shows the scheme of multiple interrupts.

An interrupt request that is not accepted because of low priority will be held. If the condition following is met when the REIT instruction returns the IPL and the interrupt priority is determined, then the interrupt request being held is accepted.

Interrupt priority level of the interrupt request being held $>$ Returned the IPL


Figure 4.6.1. Multiple interrupts

### 4.7 Precautions for Interrupts

(1) Reading address 0000016

- When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 0000016 will then be set to " 0 ".
Reading address 0000016 by software sets enabled highest priority interrupt source request bit to " 0 ".
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 0000016 by software.


## (2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.


## (3) External interrupt

- Either an " $L$ " level or an " "H" level of at least 250 ns width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- When the polarity of the INTo to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 4.7.1 shows the procedure for changing the INT interrupt generate factor.


Figure 4.7.1. Switching condition of INT interrupt request

## (4) Rewrite the interrupt control register

- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:


## Example 1:

INT_SWITCH1:

| FCLR | I | ; Disable interrupts. |
| :--- | :--- | :--- |
| AND.B | $\# 00 h, 0055 h$ | ; Clear TAOIC int. priority level and int. request bit. |
| NOP |  |  |
| NOP |  |  |
| FSET | I | Enable interrupts. |

## Example 2:

INT_SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

INT_SWITCH3:
PUSHC FLG
FCLR | ; Disable interrupts.
AND.B \#OOh, 0055h ; Clear TAOIC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET

This page kept blank for layout purposes.

## Chapter 5

## Standard Characteristics

### 5.1 Standard DC Characteristics

The standard characteristics given in this section are examples of M30218MC-AXXXFP. The contents of these examples cannot be guaranteed. For standardized values, see "Electric characteristics".

### 5.1.1 Standard Ports Characteristics

Figures 5.1.1 through 5.1.6 show the standard ports characteristics.


Figure 5.1.1. IOH - VoH standard characteristics of ports P44 to P47, P7 to P10 (Vcc = 5V)


Note: Data described here are characteristic examples. The data values are not guaranteed. Refer to section "Electrical characteristics" for rated values.

Figure 5.1.2. IoL - Vol standard characteristics of ports P44 to P47, P7 to P10 (VCC =5V)


Figure 5.1.3. IOH - VOH standard characteristics of ports P44 to P47, P7 to P10 (Vcc = 3V)


Figure 5.1.4. IoL - Vol standard characteristics of ports P44 to P47, P7 to P10 (Vcc = 3V)


Figure 5.1.5. IOH - VoH standard characteristics of ports P0 to P3, P4o to P43, P5, P6 (Vcc = 5V)


Figure 5.1.6. IOL - Vol standard characteristics of ports P0 to P3, P4o to P43, P5, P6 (Vcc = 3V)

### 5.1.2 Characteristics of Icc-f(XIN)

Figures 5.1.7 and 5.1.8 show the Characteristics of ICC-f(XIN).


Figures 5.1.7. Characteristics of Icc-f(Xin) (Vcc = 5V)


Figures 5.1.8. Characteristics of Icc-f(XIN) (Vcc = 3V)

### 5.2 Standard Characteristics of A-D Converter

The standard characteristics given in this section are an example of M30218MC-AXXXFP. The contents of these examples cannot be guaranteed. For standardize values, see "Electric characteristics".
Figures 5.2.1 and 5.2.2 show the standard characteristics of the A-D converter.
The line on the top side of the graph represents absolute errors.
The line on the bottom side of the graph represents the width of input voltage bearing the equal output code.

Measurement conditions (Vcc $\left.=5.12 \mathrm{~V}, \mathrm{VREF}=5.12 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{Ta}{ }^{\circ} \mathrm{C}\right)$

M30218MC with sample \& hold, 10 bit characteristics of A-D conversion


Note: Data described here are characteristic examples. The data values are not guaranteed. Refer to section "Electrical characteristics" for rated values.

Figure 5.2.1. Standard characteristics of the A-D converter

Measurement conditions (Vcc =3.072V, Vref $\left.=3.072 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=3.5 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$


Note: Data described here are characteristic examples. The data values are not guaranteed.
Refer to section "Electrical characteristics" for rated values.

Figure 5.2.2. Standard characteristics of the A-D converter

### 5.3 Standard Characteristics of D-A Converter

The standard characteristics given in this section are an example of M30218MC-AXXXFP. The contents of these examples cannot be guaranteed. For standardized values, see "Electric characteristics".
Figures 5.3.1 and 5.3.2 show the standard characteristics of the D-A converter.
The line on the bottom side of the graph represents absolute errors. This indicates the difference between the measurement and the ideal analog value corresponding to the input code.
The line on the top side of the graph represents the variation width of analog output value corresponding to 1 -bit variation in the input code.


Note: Data described here are characteristic examples. The data values are not guaranteed. Refer to section "Electrical characteristics" for rated values.

Figure 5.3.1. Characteristics of the D-A converter

```
Measurement conditions (Vcc = 3.072V, VreF =3.072V, f(XIN) =3.5MHz, Ta = 25' C)
```




Note: Data described here are characteristic examples. The data values are not guaranteed.
Refer to section "Electrical characteristics" for rated values.
Figure 5.3.2. Characteristics of the D-A converter

### 5.4 Standard Characteristics of Pull-Up Resistor

Figure 5.4 .1 shows an example of the standard characteristics of the pull-up resistor.


Figure 5.4.1. Example of the standard characteristics of the pull-up resistor

MITSUBISHI SEMICONDUCTORS USER'S MANUAL
M30218 Group

## REV.B Jun. 2001

Editioned by
Committee of editing of Mitsubishi Semiconductor USER'S MANUAL
Published by
Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©2001 MITSUBISHI ELECTRIC CORPORATION

## User's Manual <br> M30218 Group

REVISION DESCRIPTION LIST
M30218 GROUP USER'S MANUAL

| $\begin{array}{\|l} \hline \text { Rev. } \\ \text { No. } \end{array}$ | Revision Description | Rev. date |
| :---: | :---: | :---: |
| A | First Edition | 991125 |
| A1 | The followings are updated: <br> Page 56 Figure 39: FLDC mode register <br> b3b2 <br> (at rising edge of each digit) <br> 10: $2 \times$ Tdisp <br> Page 447 Figure 5.2.2, Page 450 Figure 5.3.2 : Measurement conditions.... $f(\mathrm{XIN})=3.5 \mathrm{MHz}$ | 991221 |
| B | The followings are updated: <br> Pages 3, 6, 7, 8, 9, 129, 134, 135, 141, 143, 147, 286, 440, 446, and 448: <br> Delete about mask option specification of pull-down resistor <br> Page 151 Table 71 Automatic transfer serial I/O: <br> Decided electrical standard values (at Vcc $=3 \mathrm{~V}$ ) <br> Page 154 Figure 125 Block diagram of flash memory version: <br> User ROM area block number <br> E000016 to E7FFF16 Block 0 ---> Block 3 <br> E800016 to EFFFF16 Block 1 ---> Block 2 <br> F000016 to F7FFF16 Block 2 ---> Block 1 <br> F800016 to FFFFF16 Block 3 ---> Block 0 <br> Page 155 Figure 126 Flash memory control register <br> bit6 bit5 bit4 <br> $0 \quad 0 \quad 0$ : Block 0 program/erase ---> Block 3 program/erase <br> $0 \quad 0 \quad 1$ : Block 1 program/erase ---> Block 2 program/erase <br> 010 : Block 2 program/erase ---> Block 1 program/erase <br> $\begin{array}{lll}0 & 1 & 1 \text { : Block } 3 \text { program/erase ---> Block } 0 \text { program/erase }\end{array}$ <br> Page 225 2.3.7 Precautions for Timer B (pulse period/pulse width measurement mode) Line 7 ....This flag cannot be set to " 0 " by.... ---> ....This flag can be set to " 0 " by.... | 010627 |
|  |  |  |


[^0]:    Note 1: The 8-bit prescaler counts the count source.
    Note 2: The 8-bit pulse width modulator counts the 8-bit prescaler's underflow signal.
    Note 3: $m=0016$ to FE16; $n=0016$ to FE16.

[^1]:    Note 1: Can be used when an external clock in clock synchronous serial I/O mode is selected.
    Note 2: Can be used when the external signal is being counted in event counter mode.
    Note 3: Can be used in one-shot mode and one-shot sweep mode.

[^2]:    Note: [SP] denotes the initial value of the stack pointer (SP) when interrupt request is acknowledged.
    After registers are saved, the SP content is [SP] minus 4.

