


# MOTOR BRIDGE CONTROLLER

**PRODUCT PREVIEW** 


- OPERATING SUPPLY VOLTAGE 8V TO 28V, OVERVOLTAGE MAX. 40V
- OPERATING SUPPLY VOLTAGE 6V WITH IMPLEMENTED STEPUP CONVERTER
- QUIESCENT CURRENT IN STANDBY MODE LESS THAN 50µA
- ISO 9141 COMPATIBLE INTERFACE
- CHARGE PUMP FOR DRIVING A POWER MOS AS REVERSE BATTERY PROTECTION
- PWM OPERATION FREQUENCY UP TO 30KHZ
- PROGRAMMABLE CROSS CONDUCTION PROTECTION TIME
- OVERVOLTAGE, UNDERVOLTAGE, SHORT CIRCUIT AND THERMAL PROTECTION
- REAL TIME DIAGNOSTIC



## **DESCRIPTION**

Control circuit for power MOS bridge driver in automotive applications with ISO 9141bus interface.

## **BLOCK DIAGRAM**




October 2002 1/17

## **PIN FUNCTION**

N°	Pin	Description						
1	ST	Open Drain Switch for Stepup converter						
2	DG	en drain diagnostic output						
3	PWM	PWM input for H-bridge control						
4	EN	Enable input						
5	DIR	Direction select input for H-bridge control						
6	PR	Programmable cross conduction protection time						
7	RX	ISO 9141 interface, receiver output						
8	TX	ISO 9141 interface, transmitter input						
9	K	ISO 9141 Interface, bidirectional communication K-line						
10	VS	Supply voltage						
11	СР	Charge pump for driving a power MOS as reverse battery protection						
12	GH1	Gate driver for power MOS highside switch in halfbridge 1						
13	CB1	External bootstrap capacitor						
14	S1	Source/drain of halfbridge 1						
15	GH2	Gate driver for power MOS highside switch in halfbridge 2						
16	CB2	External bootstrap capacitor						
17	S2	Source/drain of halfbridge 2						
18	GL2	Gate driver for power MOS lowside switch in halfbridge 2						
19	GL1	Gate driver for power MOS lowside switch in halfbridge 1						
20	GND	Ground						

# PIN CONNECTION (Top view)



## **ABSOLUTE MAXIMUM RATINGS**

I <sub>CB1</sub> , I <sub>CB2</sub> Bootstrap current         -100         mA           V <sub>CP</sub> Charge pump voltage         -0.3 to 40         V           I <sub>CP</sub> Charge pump current         -1         mA           V <sub>DIR</sub> , V <sub>EN</sub> , V <sub>EN</sub> , V <sub>TX</sub> Logic input voltage         -0.3 to 7         V           I <sub>DIR</sub> , I <sub>EN</sub> , I <sub>EN</sub> , I <sub>PWM</sub> , I <sub>TX</sub> Logic input current         ±1         mA           V <sub>DG</sub> , V <sub>RX</sub> Logic output voltage         -0.3 to 7         V           I <sub>DG</sub> , I <sub>RX</sub> Logic output current         -1         mA           V <sub>GH1</sub> , V <sub>GH2</sub> Gate driver voltage         -0.3 to V <sub>SX</sub> + 10         V           I <sub>GH1</sub> , I <sub>GH2</sub> Gate driver current         -1         mA	Symbol	Parameter	Value	Unit
VCP         Charge pump voltage         -0.3 to 40         V           IcP         Charge pump current         -1         mA           VDIR, VEN, VEN, VEN, VEN, VEN, VEN, VEN, VEN	V <sub>CB1</sub> , V <sub>CB2</sub>	Bootstrap voltage	-0.3 to 40	V
Icp	I <sub>CB1</sub> , I <sub>CB2</sub>	Bootstrap current	-100	mA
V <sub>DIR</sub> , V <sub>EN</sub> , V <sub>EN</sub> , V <sub>PWM</sub> , V <sub>TX</sub> Logic input voltage         -0.3 to 7         V           I <sub>DIR</sub> , I <sub>EN</sub> , I <sub>PWM</sub> , I <sub>TX</sub> Logic output current         ±1         mA           V <sub>DG</sub> , V <sub>RX</sub>	V <sub>CP</sub>	Charge pump voltage	-0.3 to 40	V
Note	I <sub>CP</sub>	Charge pump current	-1	mA
JPWM JTX         VDG ,VRX         Logic output voltage         -0.3 to 7         V           IDG ,IRX         Logic output current         -1         mA           VGH1, VGH2         Gate driver voltage         -0.3 to Vsx + 10         V           IGH1, IGH2         Gate driver current         -1         mA           VGL1, VGL2         Gate driver voltage         -0.3 to 10         V           IGL1, IGL2         Gate driver current         -10         mA           VK         K-line voltage         -20 to Vs         V           VPR         Programming input voltage         -0.3 to 7         V           IPR         Programming input current         -1         mA           VS1, VS2         Source/drain voltage         -2 to Vvs + 2         V           IS1, IS2         Source/drain current         -10         mA           VST         Output voltage         -0.3 to 40         V           IST         Step up output current         -1         mA           VVSDC         DC supply voltage         -0.3 to 28         V           VVSP         Pulse supply voltage (T < 500ms)		Logic input voltage	-0.3 to 7	V
IDG, JRX         Logic output current         -1         mA           VGH1, VGH2         Gate driver voltage         -0.3 to Vsx + 10         V           IGH1, IGH2         Gate driver current         -1         mA           VGL1, VGL2         Gate driver voltage         -0.3 to 10         V           IGL1, IGL2         Gate driver current         -10         mA           VK         K-line voltage         -20 to Vs         V           VPR         Programming input voltage         -0.3 to 7         V           IPR         Programming input current         -1         mA           Vs1, Vs2         Source/drain voltage         -2 to Vvs + 2         V           Is1, Is2         Source/drain current         -10         mA           VsT         Output voltage         -0.3 to 40         V           Is7         Step up output current         -1         mA           VvSDC         DC supply voltage         -0.3 to 28         V           Vvsp         Pulse supply voltage (T < 500ms)		Logic input current	±1	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>DG</sub> ,V <sub>RX</sub>	Logic output voltage	-0.3 to 7	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>DG</sub> ,I <sub>RX</sub>	Logic output current	-1	mA
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>GH1</sub> , V <sub>GH2</sub>	Gate driver voltage	-0.3 to V <sub>SX</sub> + 10	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>GH1</sub> , I <sub>GH2</sub>	Gate driver current	-1	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{GL1}$ , $V_{GL2}$	Gate driver voltage	-0.3 to 10	V
$V_{PR}$ Programming input voltage $-0.3$ to 7V $I_{PR}$ Programming input current $-1$ $mA$ $V_{S1}$ , $V_{S2}$ Source/drain voltage $-2$ to $V_{VS} + 2$ V $I_{S1}$ , $I_{S2}$ Source/drain current $-10$ $mA$ $V_{ST}$ Output voltage $-0.3$ to $40$ V $I_{ST}$ Step up output current $-1$ $mA$ $V_{VSDC}$ DC supply voltage $-0.3$ to $28$ V $V_{VSP}$ Pulse supply voltage (T < 500ms)	I <sub>GL1</sub> , I <sub>GL2</sub>	Gate driver current	-10	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>K</sub>	K-line voltage	-20 to V <sub>S</sub>	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{PR}$	Programming input voltage	-0.3 to 7	V
IS1 , IS2         Source/drain current         -10         mA           VST         Output voltage         -0.3 to 40         V           IST         Step up output current         -1         mA           V <sub>VSDC</sub> DC supply voltage         -0.3 to 28         V           V <sub>VSP</sub> Pulse supply voltage (T < 500ms)	I <sub>PR</sub>	Programming input current	-1	mA
VST         Output voltage         -0.3 to 40         V           IST         Step up output current         -1         mA           V <sub>VSDC</sub> DC supply voltage         -0.3 to 28         V           V <sub>VSP</sub> Pulse supply voltage (T < 500ms)	V <sub>S1</sub> , V <sub>S2</sub>	Source/drain voltage	-2 to V <sub>VS</sub> + 2	V
IsT         Step up output current         -1         mA           V <sub>VSDC</sub> DC supply voltage         -0.3 to 28         V           V <sub>VSP</sub> Pulse supply voltage (T < 500ms)	I <sub>S1</sub> , I <sub>S2</sub>	Source/drain current	-10	mA
V <sub>VSDC</sub> DC supply voltage         -0.3 to 28         V           V <sub>VSP</sub> Pulse supply voltage (T < 500ms)	V <sub>ST</sub>	Output voltage	-0.3 to 40	V
V <sub>VSP</sub> Pulse supply voltage (T < 500ms) 40 V	I <sub>ST</sub>	Step up output current	-1	mA
	V <sub>VSDC</sub>	DC supply voltage	-0.3 to 28	V
I <sub>VS</sub> DC supply current -100 mA	V <sub>VSP</sub>	Pulse supply voltage (T < 500ms)	40	V
	I <sub>VS</sub>	DC supply current	-100	mA

For externally applied voltages or currents exceeding these limits damage of the device may occur!

All pins of the IC are protected against ESD. The verification is performed according to MIL883C, human body model with R=1.5k $\Omega$ , C=100pF and discharge voltage ±2kV, corresponding to a maximum discharge energy of 0.2mJ.

## **THERMAL DATA**

Symbol	Parameter	Value	Unit
TJ	Operating junction temperature	-40 to 150	°C
T <sub>JSD</sub>	Junction temperature thermal shutdown threshold	min 150	°C
T <sub>JSDH</sub>	Junction thermal shutdown hysteresis	typ 15	°C
R <sub>th j-amb</sub>	Thermal resistance junction to ambient 1)	85	°C/W

<sup>1.</sup> see application note 110 for SO packages.

**ELECTRICAL CHARACTERISTCS** (8V <  $V_{VS}$  < 20V,  $V_{EN}$  = HIGH, -40°C  $\leq$  T<sub>J</sub>  $\leq$  150°C, unless otherwise specified. The voltages are refered to GND and currents are assumed positive, when current flows into the pin.

Symbol	Parameter	Test Condition	ndition Min. Typ. Max.					
Supply (V	/S)		ı	Į.	I.	I.		
V <sub>VS OVH</sub>	Overvoltage disable HIGH threshold		28	33	36	V		
V <sub>VS OVh</sub>	Overvoltage threshold hysteresis <sup>2)</sup>			1.6		V		
V <sub>VS UVH</sub>	Undervoltage disable HIGH threshold		6		7	V		
V <sub>VS UVh</sub>	Undervoltage threshold hysteresis <sup>2)</sup>			0.66		V		
I <sub>VSL</sub>	Supply current	V <sub>EN</sub> = 0 ; V <sub>VS</sub> = 13.5V; T <sub>J</sub> < 85°C			50	μA		
Ivsн	Supply current, pwm-mode	$\begin{split} &V_{VS}{=}~13.5V;~V_{EN}{=}~HIGH;\\ &V_{DIR}{=}~LOW;~S1~=~S2~=~GND\\ &f_{PWM}{=}~20kHz;~C_{CBX}{=}~0.1\mu\text{F};\\ &C_{GLX}{=}~4.7n\text{F};~C_{GHX}{=}~4.7n\text{F};\\ &R_{PR}{=}~10k\Omega;~C_{PR}{=}~150\text{pF} \end{split}$		8.1	13	mA		
I <sub>VSD</sub>	Supply current, dc-mode	$\begin{split} &V_{VS}\text{= }13.5\text{V}; \;\; V_{EN}\text{= HIGH}; \\ &V_{DIR}\text{= LOW}; \; S1\text{= }S2\text{= GND} \\ &V_{PWM}\text{= LOW}; \; C_{GHX}\text{= }4.7\text{nF} \\ &R_{PR}\text{= }10\text{k}\Omega; \;\; C_{PR}\text{= }150\text{pF} \end{split}$		5.8	10	mA		
Enable in	put (EN)		ı	Į.	I.	I.		
V <sub>ENL</sub>	Low level				1.5	V		
V <sub>ENH</sub>	High level		3.5			V		
V <sub>ENh</sub>	Hysteresis threshold <sup>2)</sup>			1		V		
R <sub>EN</sub>	Input pull down resistance	V <sub>EN</sub> = 5V	16	50	100	kΩ		
H-bridge	control inputs (DIR, PWM)			•	•			
V <sub>DIRL</sub> V <sub>PWML</sub>	Input low level				1.5	V		
V <sub>DIRH</sub> V <sub>PWMH</sub>	Input high level		3.5			V		
$V_{DIRh}$ $V_{PWMh}$	Input threshold hysteresis <sup>2)</sup>			1		V		

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
R <sub>DIR</sub> R <sub>PWM</sub>	Internal pull up resistance to internal VCC <sup>3)</sup>	V <sub>DIR</sub> = 0; V <sub>PWM</sub> = 0	16	50	100	kΩ
DIAGNOS	STIC output (DG)			1		
V <sub>DG</sub>	Output drop	I <sub>DG</sub> = 1mA			0.6	V
R <sub>DG</sub>	Internal pull up resistance to internal VCC <sup>3)</sup>	V <sub>DG</sub> = 0V	10	20	40	kΩ
Program	mable cross conduction protect	ion <sup>4)</sup>	•	•		
N <sub>PR</sub> Threshold voltage ratio V <sub>PRH</sub> / V <sub>PRL</sub>		$R_{PR} = 10k\Omega$	1.8	2	2.2	
I <sub>PR</sub>	Current capability	V <sub>PR</sub> = 2V	-0.5			mA
ISO interf	face, transmission input (TX)			1		
$V_{TXL}$	Input low level				1.5	V
$V_{TXH}$	Input high level		3.5			V
V <sub>TXh</sub>	Input hysteresis voltage 2)			1		V
$R_{TX}$	Internal pull up resistance to internal VCC 3)	V <sub>TX</sub> = 0	10	20	40	kΩ
ISO interf	face, receiver output (RX)	1			l	I
$V_{RXL}$	Output voltage high stage	$TX = HIGH; I_{RX} = 0; V_K = V_{VS}$	4.5		5.5	V
R <sub>RX</sub>	Internal pull up resistance to internal VCC <sup>3)</sup>	TX = HIGH; V <sub>RX</sub> = 0V	5	10	20	kΩ
R <sub>RXON</sub>	ON resistance to ground	TX = LOW; I <sub>RX</sub> = 1mA		40	90	Ω
t <sub>RXH</sub>	Output high delay time	Fig. 1		0.5		μs
t <sub>RXL</sub>	Output low delay time			0.5		μs
ISO interf	face, K-line (K)	1			l	I
$V_{KL}$	Input low level		-20V		0.45 · V <sub>VS</sub>	
$V_{KH}$	Input high level		0.55 · V <sub>VS</sub>		V <sub>VS</sub>	
$V_{Kh}$	Input hysteresis voltage 2)			0.025· V <sub>VS</sub>	0.8V	
I <sub>KH</sub>	Input current	V <sub>TX</sub> = HIGH	-5		25	μA
R <sub>KON</sub>	ON resistance to ground	V <sub>TX</sub> = LOW; I <sub>K</sub> =10mA		10	30	Ω
I <sub>KSC</sub>	Short circuit current	V <sub>TX</sub> = LOW	40		130	mA
f <sub>K</sub>	Transmission frequency		60	100		kHz

not tested in production: guaranteed by design and verified in characterization
 Internal V<sub>VCC</sub> is 4.5V ... 5.5V
 see page 18 for calculation of programmable cross conduction protection time

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
t <sub>Kr</sub>	Rise time	$V_{VS}$ = 13.5V; Fig. 1 External loads at K-line: $R_{K}$ = 510 $\Omega$ pull up to $V_{VS}$ $C_{K}$ = 2.2nF to GND		2	6	μѕ	
t <sub>Kf</sub>	Fall time			2	6	μs	
t <sub>KH</sub>	Switch high delay time			4	17	μs	
t <sub>KL</sub>	Switch low delay time			4	17	μs	
t <sub>SH</sub>	Short circuit detection time	$V_{VS} = 13.5V;$ TX = LOW $V_{K} > 0.55 \cdot V_{VS}$	10		40	μs	
Charge p	ump			I.	•	I.	
Vcp	Charge pump voltage	$V_{VS} = 8V$ $V_{VS} = 13.5V$ $V_{VS} = 20V$	Vvs+ 7V Vvs+ 10V Vvs+ 10V		V <sub>VS</sub> + 14V V <sub>VS</sub> + 14V V <sub>VS</sub> +14V		
I <sub>CP</sub>	Charging current V <sub>CP</sub> = V <sub>VS</sub> + 8V	V <sub>VS</sub> = 13.5V	-50	-75		μA	
t <sub>CP</sub>	Charging time <sup>2)</sup> V <sub>CP</sub> = V <sub>VS</sub> + 8V	V <sub>VS</sub> = 13.5V C <sub>CP</sub> = 10nF		1.2	4	ms	
f <sub>CP</sub>	Charge pump frequency	V <sub>VS</sub> = 13.5V	250	500	750	kHz	
Drivers f	or external highside power MOS						
V <sub>CB1</sub> V <sub>CB2</sub>	Bootstrap voltage	$V_{VS} = 8V; \ I_{CBX} = 0; \ V_{SX} = 0$ $V_{VS} = 13.5V; \ I_{CBX} = 0; \ V_{SX} = 0$ $V_{VS} = 20V; \ I_{CBX} = 0; \ V_{SX} = 0$	7.5 10 10		14 14 14	V V V	
R <sub>GH1L</sub> R <sub>GH2L</sub>	ON-resistance of SINK stage	$V_{CBX} = 8V; V_{SX} = 0$ $I_{GHX} = 50mA; T_{J} = 25^{\circ}C$			10	Ω	
		$V_{CBX} = 8V; V_{SX} = 0$ $I_{GHX} = 50mA; T_J = 125^{\circ}C$			20	Ω	
R <sub>GH1H</sub> R <sub>GH2H</sub>	ON-resistance of SOURCE stage	I <sub>GHX</sub> = -50mA; T <sub>J</sub> = 25°C I <sub>GHX</sub> = -50mA; T <sub>J</sub> = 125°C			10 20	Ω Ω	
V <sub>GH1H</sub> V <sub>GH2H</sub>	Gate ON voltage (SOURCE)	$V_{VS}=V_{SX}=8V; I_{GHX}=0;$ $C_{CBX}=0.1\mu F$	V <sub>VS</sub> +6.5V		V <sub>VS</sub> +14V		
		$V_{VS} = V_{SX} = 13.5V; I_{GHX} = 0;$ $C_{CBX} = 0.1 \mu F$	V <sub>VS</sub> + 10V		V <sub>VS</sub> +14V		
		$V_{VS} = V_{SX} = 20V; I_{GHX} = 0;$ $C_{CBX} = 0.1 \mu F$	V <sub>VS</sub> +10V		V <sub>VS</sub> +14V		
R <sub>GH1</sub> R <sub>GH2</sub>	Gate discharge resistance	EN = LOW	10	100		kΩ	
R <sub>S1</sub> R <sub>S2</sub>	Sink resistance		10	100		kΩ	

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit			
Drivers f	Drivers for external lowside power MOS								
R <sub>GL1L</sub> R <sub>GL2L</sub>	ON-resistance of SINK stage	I <sub>GLX</sub> = 50mA; T <sub>J</sub> = 25°C I <sub>GLX</sub> = 50mA; T <sub>J</sub> = 125°C			10 20	$\Omega$			
R <sub>GL1H,</sub> R <sub>GL2H</sub>	ON-resistance of SOURCE stage	I <sub>GLX</sub> = -50mA; T <sub>J</sub> = 25°C I <sub>GLX</sub> = -50mA; T <sub>J</sub> = 125°C			10 20	$\Omega$			
V <sub>GL1</sub> H, V <sub>GL2</sub> H	Gate ON voltage (SOURCE)	V <sub>VS</sub> = 8V; I <sub>GLX</sub> = 0 V <sub>VS</sub> = 13.5V; I <sub>GLX</sub> = 0 V <sub>VS</sub> = 20V; I <sub>GLX</sub> = 0	7V 10V 10V		V <sub>VS</sub> V <sub>VS</sub> 14V				
R <sub>GL1</sub> R <sub>GL2</sub>	Gate discharge resistance	EN = LOW	10	100		kΩ			

2. not tested in production: guaranteed by design and verified in characterization

iming o	f the drivers					
tgh1LH tgh2LH	Propagation delay time	Fig. 2 $V_{VS} = 13.5V$ $V_{S1} = V_{S2} = 0$ $C_{CBX} = 0.1 \mu F$ RPR= 10kW			500	ns
t <sub>GH1LH</sub> t <sub>GH2LH</sub>	Propagation delay time including cross conduction protection time tccp	Fig. 2 V <sub>VS</sub> = 13.5V V <sub>S1</sub> = V <sub>S2</sub> =0	0.7	1	1.3	μs
tgh1HL tgH2HL	Propagation delay time	$C_{CBX} = 0.1 \mu F$ $C_{PR} = 150 p F;$ $R_{PR} = 10 k \Omega;$ 5)			500	ns
tGL1LH tGL2LH	Propagation delay time	Fig. 2 $V_{VS} = 13.5V$ $V_{S1} = V_{S2} = 0$ $C_{CBX} = 0.1 \mu F$ $R_{PR} = 10 k\Omega$			500	ns
t <sub>GL1LH</sub> t <sub>GL2LH</sub>	Propagation delay time including cross conduction protection time tccp	Fig. 2 V <sub>VS</sub> = 13.5V V <sub>S1</sub> = V <sub>S2</sub> =0	0.7	1	1.3	μs
t <sub>GL1HL</sub> t <sub>GL2HL</sub>	Propagation delay time	$C_{CBX} = 0.1 \mu F$ $C_{PR} = 150 p F;$ $R_{PR} = 10 k \Omega;$ 5)			500	ns
t <sub>GH1r</sub> t <sub>GH2r</sub>	Rise time	Fig. 2 V <sub>VS</sub> = 13.5V			1	μs
t <sub>GH1f</sub> t <sub>GH2f</sub>	Fall time	$V_{S1} = V_{S2} = 0$ $C_{CBX} = 0.1 \mu F$			1	μs
t <sub>GL1r</sub> t <sub>GL2r</sub>	Rise time	$C_{GHX} = 4.7 nF$ $C_{GLX} = 4.7 nF$ $R_{PR} = 10 k\Omega$ ;			1	μs
t <sub>GL1f</sub>	Fall time	1.7.17— 101/22,			1	μs

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Short Cir	cuit Detection					I
V <sub>S1TH</sub> V <sub>S2TH</sub>	Threshold voltage			4		V
t <sub>SCd</sub>	Detection time		5	10	15	μs
Step up o	converter (ST) (5.2V ≤ V <sub>VS</sub> < 1	10V)	I		I	I
V <sub>STH</sub>	ST disable HIGH threshold				10	V
$V_{STh}$	ST disable threshold hysteresis voltage <sup>2)</sup>		1		2	V
R <sub>DSON</sub>	Open drain ON resistance	V <sub>VS</sub> = 5.2V; I <sub>ST</sub> = 50mA			20	Ω
f <sub>ST</sub>	Clock frequency		50	100	149	kHz

<sup>2.</sup> not tested in production: guaranteed by design and verified in characterization5. tested with differed values in production but guaranteed by design and verified in characterization

Figure 1. Timing of the ISO-interface




Figure 2. Timing of the drivers for the external MOS regarding the inputs DIR and PWM




Figure 3. I(V) characteristics of the K-Line for TX = HIGH and VVS=13.5V





Figure 4. Driving sequence







Figure 5. Charging time of an external capacitor of 10nF connected to CP pin at  $\,V_{VS}=8V$  and  $\,V_{VS}=13.5V$ 

Figure 6. Application Circuit Diagram



#### **FUNCTIONAL DESCRIPTION**

#### General

The L9904 integrated circuit (IC) is designed to control four external N-channel MOS transistors in H-Bridge configuration for DC-motor driving in automotive applications. It includes an ISO9141 compatible interface. A typical application is shown in fig.6.

#### Voltage supply

The IC is supplied via an external reverse battery protection diode to the  $V_{VS}$  pin. The typical operating voltage range is down to 8V.

The supply current consumption of the IC composes of static and a dynamic part. The static current is typically 5.8mA. The dynamical current  $I_{dyn}$  is depending of the PWM frequency  $f_{PWM}$  and the required gate charge  $Q_{Gate}$  of the external power mos transistor. The current can be estimated by the expression:

$$I_{dyn} = 2 \cdot f_{PWM} \cdot Q_{Gate}$$


An external power transistor with a gate charge of  $Q_{Gate} = 160nC$  and a PWM frequency of  $f_{PWM} = 20kHz$  requires a dynamical supply current of  $I_{dyn} = 6.4mA$ .

The total supply current consumption is  $I_{VS} = 5.8 \text{mA} + 6.4 \text{mA} = 12.2 \text{mA}$ .

## Extended supply voltage range (ST)

The operating battery voltage range can be extended down to 6V using the additional components shown in fig.7. A small inductor of L~150 $\mu$ H (I<sub>peak</sub>~500mA) in series to the battery supply builts up a step up converter with the switching open drain output ST. The switching frequency is typical 100kHz with a fixed duty cycle of 50%. The step up converter starts below V<sub>VS</sub> < 8V, increases the supply voltage at the VS pin and switches off at V<sub>VS</sub> > 10V to avoid EME at nominal battery voltage. The diode D2 in series with the ST pin is necessary only for systems with negative battery voltage. No additional load can be driven by the step up converter.

Figure 7.



#### FUNCTIONAL DESCRIPTION (continued)

#### Control inputs (EN, DIR, PWM)

The cmos level inputs drive the device as shown in fig.4 and described in the truth table.

The device is activated with enable input HIGH signal. For enable input floating (not connected) or VEN=0V the device is in standby mode. When activating the device a wake-up time of 50µs is recommended to stabilize the internal supplies.

The DIR and PWM inputs control the driver of the external H-Bridge transistors. The motor direction can be choosen with the DIR input, the duty cycle and frequency with the PWM input. Unconnected inputs are defined by internal pull up resistors. During wake-up and braking and before disactivating the IC via enable both inputs should be driven HIGH.

#### Truth table:

Status	Control inputs			Device status			Driver stage for external power MOS		Diagnostic	Comment			
	EN	DIR	PWM	TS	OV	UV	SC	GH1	GL1	GH2	GL2	DG	
1	0	х	х	х	х	х	х	R	R	R	R	Т	standby mode
2	1	Х	х	1	0	0	0	L	L	L	L	L	thermal shutdown
3	1	х	х	0	1	0	0	L	L	L	L	L	overvoltage
4	1	х	х	0	0	1	0	L	L	L	L	L	undervoltage
5	1	Х	х	0	0	0	1	X <sup>6)</sup>	X <sup>6)</sup>	X <sup>6)</sup>	X <sup>6</sup>	L	short circuit 6)
6	1	0	0	0	0	0	0	L	Н	Н	L	Н	
7	1	х	1	0	0	0	0	L	Н	L	Н	Н	braking mode
8	1	1	0	0	0	0	0	Н	L	L	Н	Н	

Symbols: x Don't care

R:Resistive output

T: Tristate

TS:Thermal shutdown

0: Logic LOW or not active

L: Output in sink conditionH: Output in source condition

OV:Overvoltage UV:Undervoltage

1: Logic HIGH or active

SC:Short Circuit

#### Thermal shutdown

When the junction temperature exceeds T<sub>JSD</sub> all driver are switched in sink condition (L), the K- output is off and the diagnostic DG is LOW until the junction temperature drops below T<sub>JSD</sub> - T<sub>JHYST</sub>.

#### Overvoltage Shutdown

When the supply voltage  $V_{VS}$  exceeds the overvoltage threshold  $V_{VSOVH}$  all driver are switched in sink condition (L), the K- output is off and the diagnostic DG is LOW.

Only those external MOS transistors of the H-Bridge which are in short circuit condition are switched off. All others remain driven by DIR and PWM.

#### FUNCTIONAL DESCRIPTION (continued)

#### **Undervoltage Shutdown**

For supply voltages below the undervoltage disable threshold the gate driver remains in sink condition (L) and the diagnostic DG is low.

#### **Short Circuit Detection**

The output voltage at the S1 and S2 pin of the H-Bridge is monitored by comparators to detect shorts to ground or battery. The activated external highside MOS transistor will be switched off if the voltage drop remains below the comparator threshold voltage  $V_{S1TH}$  and  $V_{S2TH}$  for longer than the short current detection time  $t_{SCd}$ . The transistor remains in off condition, the diagnostic output goes LOW until the DIR or PWM input status will be changed. The status doesn't change for the other MOS transistors. The external lowside MOS transistor will be switched off if the voltage drop passes over the comparator threshold voltage  $V_{S1TH}$  and  $V_{S2TH}$  for longer than the short current detection time  $t_{SCd}$ . The transistor remains in off condition, the diagnostic output goes LOW until the DIR or PWM input status will be changed. The status doesn't change for the other MOS transistors.

## **Diagnostic Output (DG)**

The diagnostic output provides a real time error detection, if monitors the following error stacks: Thermal shutdown, overvoltage shutdown, undervoltage shutdown and short circuit shutdown. The open drain output with internal pull up resistor is LOW if an error is occuring.

## **Bootstrap capacitor (CB1,CB2)**

To ensure, that the external power MOS transistors reach the required  $R_{DSON}$ , a minimum gate source voltage of 5V for logic level and 10V for standard power MOS transistors has to be guaranteed. The highside transistors require a gate voltage higher than the supply voltage. This is achieved with the internal chargepump circuit in combination with the bootstrap capacitor. The bootstrap capacitor is charged, when the highside MOS transistor is OFF and the lowside is ON. When the lowside is switched OFF, the charged bootstrap capacitor is able to supply the gate driver of the highside power MOS transistor. For effective charging the values of the bootstrap capacitors should be larger than the gate-source capacitance of the power MOS and respect the required PWM ratio.

## Chargepump circuit (CP)

The reverse battery protection can be obtained with an external N-channel MOS transistor as shown in fig.6. In this case its drain-bulk diode provides the protection. The output CP is intended to drive the gate of this transistor above the battery voltage to switch on the MOS and to bypass the drain-bulk diode with the R<sub>DSON</sub>. The CP has a connection to VS through an internal diode and a  $20k\Omega$  resistor.

## Gate drivers for the external N-channel power MOS transistors (GH1, GH2, GL1, GL2)

High level at EN activates the driver of the external MOS under control of the DIR and PWM inputs (see truth table and driving sequence fig.4). The external power MOS gates are connected via series resistors to the device to reduce electro magnetic emission (EME) of the system. The resistors influence the switching behaviour. They have to be choosen carefully. Too large resistors enlarge the charging and discharging time of the power MOS gate and can generate cross current in the halfbridges. The driver assures a longer switching delay time from source to sink stage in order to prevent the cross conduction.

The gate source voltage is limited to 14V. The charge/discharge current is limited by the R<sub>DSON</sub> of the driver. The drivers are not protected against shorts.

477

#### **FUNCTIONAL DESCRIPTION** (continued)

## Programmable cross conduction protection

The external power MOS transistors in H-Bridge ( two half bridges) configuration are switched on with an additional delay time  $t_{CCP}$  to prevent cross conduction in the halfbridge. The cross conduction protection time  $t_{CCP}$  is determined by the external capacitor  $C_{PR}$  and resistor  $R_{PR}$  at the PR pin. The capacitor  $C_{PR}$  is charged up to the voltage limit  $V_{PRH}$ . A level change on the control inputs DIR and PWM switches off the concerned external MOS transistor and the charging source at the PR pin. The resistor  $R_{PR}$  discharges the capacitor  $C_{PR}$ . The concerned external power MOS transistor will be switched on again when the voltage at PR reaches the value of  $V_{PRL}$ . After that the CPR will be charged again. The capacitor  $C_{PR}$  should be choosen between 100pF and 1nF. The resistor  $R_{PR}$  should be higher than 7kW. The delay time can be expressed as follows:


$$t_{CCP} = R_{PR} \cdot C_{PR} \cdot ln N_{PR}$$
 with  $N_{PR} = V_{PRH} / V_{PRL} = 2$ 

t<sub>CCP</sub>= 0.69 · R<sub>PR</sub> · C<sub>PR</sub>

#### **ISO-Interface**


The ISO-Interface provides the communication between the micro controller and a serial bus with a baud rate up to 60kbit/s via a single wire which is  $V_{BAT}$  and GND compatible. The logic level transmission input TX drives the open drain K-output. The K output can be connected to a serial bus with a pull up resistor to  $V_{BAT}$ . The K-pin is protected against overvoltage, short to GND and VS and can be driven beyond  $V_{VS}$  and GND. During lack of  $V_{VS}$  or GND the output shows high impedance characteristic. The open drain output RX with an internal pull up resistor monitors the status at the K-pin to read the received data and control the transmitted data. Short circuit condition at K-pin is recognized if the internal open drain transistor isn't able to pull the voltage potential at K-pin below the threshold of 0.45- $V_{VS}$ . Then the RX stays in high condition. A timer starts and switches the open drain transistor after typ. 20µs off. A next low at the TX input resets the timer and the open drain transistor switches on again.


Figure 8. Functional schematic of the ISO-interface



DIM.		mm	inch					
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α	2.35		2.65	0.093		0.104		
A1	0.1		0.3	0.004		0.012		
В	0.33		0.51	0.013		0.020		
С	0.23		0.32	0.009		0.013		
D	12.6		13	0.496		0.512		
Е	7.4		7.6	0.291		0.299		
е		1.27			0.050			
Н	10		10.65	0.394		0.419		
h	0.25		0.75	0.010		0.030		
L	0.4		1.27	0.016		0.050		
К	0° (min.)8° (max.)							

# OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2002 STMicroelectronics - All Rights Reserved

#### STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

http://www.st.com

