

**REPETITIVE AVALANCHE AND dv/dt RATED
 HEXFET® TRANSISTORS
 THRU-HOLE (TO-204AA/AE)**

**IRF9140
 100V, P-CHANNEL**

Product Summary

| Part Number | BVDSS | RDS(on) | Id |
|-------------|-------|---------|------|
| IRF9140 | -100V | 0.2Ω | -18A |

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance; superior reverse energy and diode recovery dv/dt capability.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high energy pulse circuits.



TO-3

Features:

- Repetitive Avalanche Ratings
- Dynamic dv/dt Rating
- Hermetically Sealed
- Simple Drive Requirements
- Ease of Paralleling

Absolute Maximum Ratings

| | Parameter | | Units |
|---------------------------|---------------------------------|---|-------|
| Id @ VGS = 0V, TC = 25°C | Continuous Drain Current | -18 | A |
| Id @ VGS = 0V, TC = 100°C | Continuous Drain Current | -11 | |
| IdM | Pulsed Drain Current ① | -72 | |
| PD @ TC = 25°C | Max. Power Dissipation | 125 | W |
| | Linear Derating Factor | 1.0 | W/°C |
| VGS | Gate-to-Source Voltage | ±20 | V |
| EAS | Single Pulse Avalanche Energy ② | 500 | mJ |
| IAR | Avalanche Current ① | -18 | A |
| EAR | Repetitive Avalanche Energy ① | 12.5 | mJ |
| dv/dt | Peak Diode Recovery dv/dt ③ | -5.5 | V/ns |
| TJ | Operating Junction | -55 to 150 | °C |
| TSTG | Storage Temperature Range | | |
| | Lead Temperature | 300 (0.063 in. (1.6mm) from case for 10s) | |
| | Weight | 11.5(typical) | g |

For footnotes refer to the last page

Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

| | Parameter | Min | Typ | Max | Units | Test Conditions | |
|-------------------------------------|--|------|--------|------|-------|--|--|
| B _V DSS | Drain-to-Source Breakdown Voltage | -100 | — | — | V | V _{GS} = 0V, I _D = -1.0mA | |
| ΔB _V DSS/ΔT _J | Temperature Coefficient of Breakdown Voltage | — | -0.087 | — | V/°C | Reference to 25°C, I _D = -1.0mA | |
| R _{DS(on)} | Static Drain-to-Source On-State Resistance | — | — | 0.2 | Ω | V _{GS} = -10V, I _D = -11A ④ | |
| | | — | — | 0.23 | | V _{GS} = -10V, I _D = -18A ④ | |
| V _{GS(th)} | Gate Threshold Voltage | -2.0 | — | -4.0 | V | V _{DS} = V _{GS} , I _D = -250μA | |
| g _{fs} | Forward Transconductance | 6.2 | — | — | S (g) | V _{DS} > -15V, I _{DS} = -11A ④ | |
| I _{DSS} | Zero Gate Voltage Drain Current | — | — | -25 | μA | V _{DS} = -80V, V _{GS} = 0V | |
| | | — | — | -250 | | V _{DS} = -80V V _{GS} = 0V, T _J = 125°C | |
| I _{GSS} | Gate-to-Source Leakage Forward | — | — | -100 | nA | V _{GS} = -20V | |
| I _{GSS} | Gate-to-Source Leakage Reverse | — | — | 100 | | V _{GS} = 20V | |
| Q _g | Total Gate Charge | 31 | — | 60 | nC | V _{GS} = -10V, I _D = -18A | |
| Q _{gs} | Gate-to-Source Charge | 3.7 | — | 13 | | V _{DS} = -50V | |
| Q _{gd} | Gate-to-Drain ('Miller') Charge | 7.0 | — | 35.2 | | | |
| t _{d(on)} | Turn-On Delay Time | — | — | 35 | ns | V _{DD} = -50V, I _D = -18A, V _{GS} = -10V, R _G = 9.1Ω | |
| t _r | Rise Time | — | — | 85 | | | |
| t _{d(off)} | Turn-Off Delay Time | — | — | 85 | | | |
| t _f | Fall Time | — | — | 65 | nH | Measured from drain lead (6mm/ 0.25in. from package) to source lead (6mm/0.25in. from package) | |
| L _S + L _D | Total Inductance | — | 6.1 | — | | | |
| C _{iss} | Input Capacitance | — | 1400 | — | pF | V _{GS} = 0V, V _{DS} = -25V f = 1.0MHz | |
| C _{oss} | Output Capacitance | — | 600 | — | | | |
| C _{rss} | Reverse Transfer Capacitance | — | 200 | — | | | |

Source-Drain Diode Ratings and Characteristics

| | Parameter | Min | Typ | Max | Units | Test Conditions |
|------------------|--|--|-----|------|-------|--|
| I _S | Continuous Source Current (Body Diode) | — | — | -18 | A | |
| I _{SM} | Pulse Source Current (Body Diode) ① | — | — | -72 | | |
| V _{SD} | Diode Forward Voltage | — | — | -5.0 | V | T _j = 25°C, I _S = -18A, V _{GS} = 0V ④ |
| t _{rr} | Reverse Recovery Time | — | 170 | 280 | rS | T _j = 25°C, I _F = -18A, di/dt ≤ -100A/μs |
| Q _R R | Reverse Recovery Charge | — | — | 3.6 | μC | V _{DD} ≤ -50V ④ |
| t _{on} | Forward Turn-On Time | Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D . | | | | |

Thermal Resistance

| | Parameter | Min | Typ | Max | Units | Test Conditions |
|-------------------|---------------------|-----|-----|-----|-------|---|
| R _{thJC} | Junction-to-Case | — | — | 1.0 | °C/W | Soldered to a 2" square copper-clad board |
| R _{thJA} | Junction-to-Ambient | — | — | 30 | | |

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Foot Notes:


- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = -25V$, starting $T_J = 25^{\circ}C$,
Peak $I_L = -18A$, $V_{GS} = -10V$
- ③ $I_{SD} \leq -18A$, $di/dt \leq -100A/\mu s$,
 $V_{DD} \leq -100V$, $T_J \leq 150^{\circ}C$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$

Case Outline and Dimensions —TO-204AA (Modified TO-3)



PIN ASSIGNMENTS

| HEXFET | |
|--------|----------------|
| 1 | - SOURCE |
| 2 | - GATE |
| 3 | - DRAIN (CASE) |



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
- 2. CONTROLLING DIMENSION : INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE TO-204-AA.