16-BIT BUS SWITCH

IDT74FST163245 IDT74FST163P245 ADVANCE INFORMATION

FEATURES:

- · Bus switches provide zero delay paths
- Extended commercial range of -40°C to +85°C
- Low switch on-resistance: FST163xxx – 5Ω FST163Pxxx – 5Ω with precharge
- · TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Available in SSOP, TSSOP and TVSOP

DESCRIPTION:


The FST163245/163P245 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or

no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST163245 and FST163P245 are 16-bit TTL-compatible bus switches. The \overline{OE} pins provide enable control. The FST163P245 supports precharge on the B port. So when \overline{OE} is high, A and B ports are isolated and B outputs are precharged to the bias voltage through the equivalent of a $10K\Omega$ resistor (1B1-8 precharged to VBIAS1).

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

I III DECORUI TION					
Pin Names	1/0	Description			
1A1-8, 2A1-8	I/O	Bus A			
1B1-8, 2B1-8	I/O	Bus B			
1 0E , 2 0E	I	Bus Switch Enable (Active LOW)			
VBIAS1	I	Precharge Reference Voltage			


3513 tbl 01

3513 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

DSC-3513/-

PIN CONFIGURATION



TSSOP/TVSOP TOP VIEW

3513 drw 02

*FST163245 **FST163P245

ABSOLUTE MAXIMUM RATINGS(1)

	Symbol	Description	Max.	Unit
	VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
ĺ	Tstg	Storage Temperature	-65 to +150	°C
	Іоит	Maximum Continuous Channel Current	128	mA

NOTES:

3513 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condiitions for extended periods may affect reliability.
- 2. Vcc, Control and Switch terminals.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions(2)	Тур.	Unit
CIN	Control Input Capacitance		4	pF
CI/O	Switch Input/Output Capacitance	Switch Off		pF

NOTES:

3513 tbl 04

- 1. Capacitance is characterized but not tested
- 2. $TA = 25^{\circ}C$, f = 1MHz, VIN = 0V, VOUT = 0V

FUNCTION TABLE

Inputs x OE	Outputs	
L	Bus B Data to Bus A	
Н	High Z State (163245) Precharge Bus B to VBIAS (163P245)	

3513 tbl 03

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $TA = -40^{\circ}C$ to $+85^{\circ}C$, $VCC = 5.0V \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs		2.0	_	1	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Co	ontrol Inputs	_	_	0.8	٧
Iгн	Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μΑ
lıL	Input LOW Voltage		Vı = GND		_	±1	1
lozн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μΑ
lozl	(3-State Output pins)		Vo = GND		_	±1	1
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		_	300	_	mA
Vik	Clamp Diode Voltage	VCC = Min., IIN = -18mA		_	-0.7	-1.2	V
Ron	Switch On Resistance ⁽⁴⁾	VCC = Min. VIN = 0.0V 163xxx,		_	5	7	Ω
		ION = 30mA	163Pxxx				
		VCC = Min. VIN = 2.4V	163xxx,	_	10	15	Ω
		ION = 15mA	163Pxxx				
IOFF	Input/Output Power Off Leakage	VCC = 0V, VIN or VO ≤ 4.5V		_	_	1	μА
lo	Precharge Output Current ⁽⁵⁾	VCC = Min., BIASV = 2.4V, VO = 0V		0.15	_	_	mA
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.1	3	μΑ

NOTES:

3513 tbl 05

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Measured by voltage drop between ports at indicated current through the switch.
- 5. This parameter applies to the FST163P245 only.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$	-	0.5	1.5	mA	
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open Enable Pin Toggling 50% Duty Cycle VIN = Vcc VIN = GND		_	30	40	μΑ/ MHz/ Switch
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open Enable Pins Toggling VIN = Vcc VIN = GND			4.8	6.4	mA
		(16 Switches Toggling) fi = 10MHz 50% Duty Cycle			5.3	7.9	

NOTES:

3513 tbl 06

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$

Icc = Quiescent Current

ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Input Frequency

N = Number of Switches Toggling at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ± 10 %


Symbol	Description	Condition ⁽¹⁾	Min. ⁽²⁾	Тур.	Max.	Unit
tPLH tPHL	Data Propagation Delay Ai to Bi, Bi to Ai ^(3,4)	CL = 50pF $RL = 500\Omega$	_	_	0.25	ns
tPZH tPZL	Switch Turn on Delay OE to Ai, Bi		1.5	_	6.5	ns
tPHZ tPLZ	Switch Turn off Delay OE to Ai, Bi		1.5	_	5.5	ns
Qci	Charge Injection ^(5,6)]	_	1.5	_	рC

NOTES:

3513 tbl 07

- See test circuit and waveforms.
- 2. Minimum limits guaranteed but not tested.
- 3. This parameter is guaranteed by design but not tested.
- 4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 2.5ns for 50pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay on the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- 5. Measured at switch turn off, load = 50 pF in parallel with $10M\Omega$ scope probe, VIN = 0.0 volts.
- 6. Characterized parameter. Not 100% tested.

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

3513 lnk 08


CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES: 3513 lnk 07

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz: tF ≤ 2.5ns: tR ≤ 2.5ns

ORDERING INFORMATION



3513 drw 08