

CMOS PARALLEL-TO-SERIAL FIFO 2048 x 9

4096 x 9

IDT72131 **IDT72141**

FEATURES:

- 35ns parallel port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using FlexishiftTM serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture •
- Retransmit capability in single device mode
- Produced with high-performance, low power CMOS technology
- Available in 28-pin plastic DIP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallelto-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.

The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, NR) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CMOS technology.



FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

DECEMBER 1996

1

©1996 Integrated Device Technology, Inc.

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0-D8	Inputs	I	Data inputs for 9-bit wide data.
RS	Reset	I	When $\overline{\text{RS}}$ is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and $\overline{\text{FF}}$ go HIGH, and $\overline{\text{AEF}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. $\overline{\text{W}}$ must be HIGH and SOCP must be LOW during $\overline{\text{RS}}$ cycle.
W	Write	I	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set- up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	Ι	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
NR	Next Read	I	To program the Serial Out data word width , connect $\overline{\text{NR}}$ with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, $\overline{\text{NR}}$ - Q7 programs for a 8-bit Serial Out word width.
FL/RT	First Load/ Retransmit	I	This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. W must be high and SOCP must be low before setting FL/RT LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
XI	Expansion In	I	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SOX	Serial Output Expansion	I	In the Serial Output Expansion mode, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied HIGH.
SO	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
ĒF	Empty Flag	0	When $\overline{\text{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is HIGH, the device is not empty. See the description on page 6 for more details.
AEF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
Q4, Q6, Q7 and Q8	Data Set	0	The appropriate Data Set pin (Q4, Q6, Q7 and Q8) is connected to NR to program the Serial Out data word width. For example: Q6 - NR programs a 7-bit word width, Q8 - NR programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single ground at 0V.

STATUS FLAGS

Number of W	ords in FIFO				
IDT72131	IDT72141	FF	AEF	ĦF	ĒĒ
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1024	512-2048	Н	Н	Н	Н
1025-1792	2049-3584	Н	Н	L	Н
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н
	•	•	1		2751 tbl 02

5.34

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	50	mA

NOTE:

2751 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF
NOTE:			2	2751 tbl 05

NOTE:

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5.0V \pm 10\%$, TA = 0°C to +70°C

		IDT7			
Symbol	Parameter	Min.	Тур.	Max.	Unit
IIL ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	μΑ
IOL ⁽²⁾	Output Leakage Current	-10	_	10	μA
Vон	Output Logic "1" Voltage, Io∪⊤ = -8mA	2.4	—	—	V
Vol	Output Logic "0" Voltage Io∪⊤ = 16mA	_	—	0.4	V
ICC1 ⁽³⁾	Power Supply Current	—	90	140	mA
ICC2 ⁽³⁾	Average Standby Current $(\overline{W} = \overline{RS} = \overline{FL/RT} = VIH)$ (SOCP = VIL)	_	8	12	mA
ICC3(L) ^(3,4)	Power Down Current	_	—	2	mA

NOTES:

1. Measurements with 0.4 \leq VIN \leq Vcc.

2. SOCP \leq VIL, 0.4 \leq VOUT \leq VCC.

3. Icc measurements are made with outputs open.

4. $\overline{\text{RS}} = \overline{\text{FL}/\text{RT}} = \overline{\text{W}} = \text{Vcc} - 0.2\text{V}$; SOCP $\leq 0.2\text{V}$; all other inputs $\geq \text{Vcc} - 0.2\text{V}$ or $\leq 0.2\text{V}$.

2751 tbl 04

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Viн	Input High Voltage Commercial	2.0	—	_	V
VIL ⁽¹⁾	Input Low Voltage	_	—	0.8	V

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2751 tbl 06

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5.0V \pm 10\%$, TA = $0^{\circ}C$ to + $70^{\circ}C$)

	IDT72	131L35	IDT721		
	IDT72	141L35	IDT721		
Parameter	Min.	Max.	Min.	Max.	Unit
Parallel Shift Frequency	_	22.2	_	15	MHz
Serial-Out Shift Frequency	—	50	—	40	MHz
EL INPUT TIMINGS					
Data Set-up Time	18	_	30		ns
Data Hold Time	0	—	5	_	ns
Write Cycle Time	45	—	65	—	ns
Write Pulse Width	35	—	50	_	ns
Write Recovery Time	10	_	15	_	ns
Write High to EF HIGH		30		45	ns
Write Low to FF LOW	—	30	—	45	ns
Write Low to Transitioning HF, AEF	_	45	_	65	ns
Write Pulse Width After FF HIGH	35	_	50	_	ns
OUTPUT TIMINGS	•		•		
SOCP Rising Edge to SO at High-Z ⁽¹⁾	5	16	5	26	ns
SOCP Rising Edge to SO at Low-Z ⁽¹⁾	5	22	5	22	ns
SOCP Rising Edge to Valid Data on SO	_	18		18	ns
SOX Set-up Time to SOCP Rising Edge	5	_	5	_	ns
Serial In Clock Width HIGH/LOW	8	_	10	_	ns
SOCP Rising Edge (Bit 0 - Last Word) to EF LOW	_	20		25	ns
SOCP Rising Edge to FF HIGH	_	30		40	ns
SOCP Rising Edge to HF, AEF, HIGH	_	30	_	40	ns
Recovery Time SOCP After EF HIGH	35	_	50		ns
IMINGS					
Reset Cycle Time	45		65		ns
Reset Pulse Width	35		50		ns
Reset Set-up Time	35	_	50	_	ns
•			15	_	ns
·	_	45	_	65	ns
	_		_		ns
	20		35	_	ns
	20		35		ns
SMIT TIMINGS					
	45	_	65		ns
Retransmit Pulse Width	35	_	50	_	ns
Retransmit Set-up Time	35		50	_	ns
	10		15	_	ns
	-	1	-	I	-
	_	35	_	50	ns
	<u> </u>	35	_	50	ns
	35	_	50		ns
XI Recovery Time	10	<u> </u>	10		ns
	1	1			
	Serial-Out Shift Frequency EL INPUT TIMINGS Data Set-up Time Data Hold Time Write Cycle Time Write Pulse Width Write Recovery Time Write Low to FF LOW Write Low to FF LOW Write Pulse Width After FF HIGH DUTPUT TIMINGS SOCP Rising Edge to SO at High-Z ⁽¹⁾ SOCP Rising Edge to SO at Low-Z ⁽¹⁾ SOCP Rising Edge to Valid Data on SO SOX Set-up Time to SOCP Rising Edge Serial In Clock Width HIGH/LOW SOCP Rising Edge to FF HIGH Recovery Time SOCP After EF HIGH IMINGS Reset Cycle Time Reset Dulse Width Reset Set-up Time Reset to EF and AEF LOW Reset to Q LOW Retransmit Cycle Time Retransmit Pulse Width Retransmit Recovery Tim	Serial-Out Shift Frequency-EL INPUT TIMINGSData Set-up Time18Data Hold Time0Write Cycle Time45Write Pulse Width35Write Recovery Time10Write High to EF HIGHWrite Low to FF LOWWrite Low to Transitioning HF, AEFWrite Pulse Width After FF HIGH35DUTPUT TIMINGSSOCP Rising Edge to SO at High-Z ⁽¹⁾ 5SOCP Rising Edge to SO at Low-Z ⁽¹⁾ 5SOCP Rising Edge to Valid Data on SOSOX Set-up Time to SOCP Rising Edge5Serial In Clock Width HIGH/LOW8SOCP Rising Edge to FF HIGHSOCP Rising Edge to FF HIGHReset Cycle Time45Reset Cycle Time35Reset Dulse Width35Reset to EF and AEF LOWReset to EF and AEF LOWReset to Q LOW20Reset to Q LOW20Reset to Q LOW20Reset to Q LOW20Reset to Q HIGH35Retransmit Pulse Width35Retransmit Recovery Time1	Serial-Out Shift Frequency 50 EL INPUT TIMINGS 50 Data Set-up Time 18 Data Hold Time 0 Write Cycle Time 45 Write Pulse Width 35 Write Recovery Time 10 Write Recovery Time 10 Write Low to FF LOW 30 Write Low to Transitioning HF, ÄEF 45 Write Pulse Width After FF HIGH 35 DUTPUT TIMINGS 16 SOCP Rising Edge to SO at Low-Z ⁽¹⁾ 5 16 SOCP Rising Edge to SO at Low-Z ⁽¹⁾ 5 22 SOCP Rising Edge to SO at Low-Z ⁽¹⁾ 5 22 SOCP Rising Edge to Valid Data on SO 18 SOSCP Rising Edge to Valid Data on SO 18 SOCP Rising Edge to FF HIGH 30 SOCP Rising Edge to FF HIGH 30 SOCP Rising Edge to FF HIGH 30 SOCP Rising Edge to FF HIGH 45 </td <td>Serial-Out Shift Frequency - 50 - EL INPUT TIMINGS - 30 - 30 Data Set-up Time 0 - 5 - 65 Write Cycle Time 45 - 65 - 50 Write Cycle Time 10 - 15 - 50 Write Pulse Width 35 - 50 - 50 Write Low to FF LOW - 30 - - Write Low to FF LOW - 30 - Write Duse Width After FF HIGH - 30 - - 45 - Write Pulse Width After FF HIGH 35 - 50</td> <td>Serial-Out Shift Frequency - 50 - 40 EL INPUT TIMINGS - 30 - - 5 - - 30 - - 5 - - 30 - - 5 - - Write Duard Hold Time 0 - 5 - - Write Cycle Time 10 - 15 - - Write Recovery Time 10 - 15 - Write Value Width - 30 - 45 Write Low to Transitioning HF, AEF - 45 - 65 Write Low to Transitioning HF, AEF - 45 - 65 Write Low to Transitioning HF, AEF - 45 - 65 Write Low to Transitioning HF, AEF - 45 - 65 - 5 - 50 - 50 - 50 - 50 - 50 - 5 22 50 22 50 22 50 22 50 22 50</td>	Serial-Out Shift Frequency - 50 - EL INPUT TIMINGS - 30 - 30 Data Set-up Time 0 - 5 - 65 Write Cycle Time 45 - 65 - 50 Write Cycle Time 10 - 15 - 50 Write Pulse Width 35 - 50 - 50 Write Low to FF LOW - 30 - - Write Low to FF LOW - 30 - Write Duse Width After FF HIGH - 30 - - 45 - Write Pulse Width After FF HIGH 35 - 50	Serial-Out Shift Frequency - 50 - 40 EL INPUT TIMINGS - 30 - - 5 - - 30 - - 5 - - 30 - - 5 - - Write Duard Hold Time 0 - 5 - - Write Cycle Time 10 - 15 - - Write Recovery Time 10 - 15 - Write Value Width - 30 - 45 Write Low to Transitioning HF, AEF - 45 - 65 Write Low to Transitioning HF, AEF - 45 - 65 Write Low to Transitioning HF, AEF - 45 - 65 Write Low to Transitioning HF, AEF - 45 - 65 - 5 - 50 - 50 - 50 - 50 - 50 - 5 22 50 22 50 22 50 22 50 22 50

NOTE:

1. Guaranteed by design minimum times, not tested.

2751 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A
	2751 tbl 08




Figure A. Ouput Load *Including jig and scope capacitances

FUNCTIONAL DESCRIPTION

Parallel Data Input

The data is written into the FIFO in parallel through the D0-8 input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the \overline{W} signal changes from HIGH-to-LOW and the Full-Flag (\overline{FF}) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of \overline{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ($\overline{\text{EF}}$) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go High-Z and two, SOCP will be out of sync with Next Read ($\overline{\text{NR}}$).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the NR input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.




Figure 1. Reset






Figure 3. Read Operation

NOTES:

This timing applies to the Active Device in Width Expansion Mode.
 This timing applies to Single Device Mode at Empty Boundary (EF = LOW) and the Next Active Device in Width Expansion Mode.






NOTE:

1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



NOTE:

1. SOCP should not be clocked until EF goes HIGH.






Figure 7. Full Boundry Condition Timing






Figure 8. Half Full, Almost Full and Almost Empty Timings



NOTE:

1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at tRTC.





2751 drw 14

Figure 11. Expansion-In

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SOCP clock pulse. This continues until the Q line connected to \overline{NR} goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.




Figure 12. Eight-Bit Word Single Device Configuration

TRUTH TABLES TABLE 1: RESET AND RETRANSMIT — SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs			Interna	Outputs			
Mode	RS	FL/RT	XĪ	Read Pointer	Write Pointer	AEF, EF	FF	ĦF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.




Figure 13. Width Wxpansion for 16-bit Parallel Data In. The Parallel Data In is tied to D0-8 of FIFO #1 and D0-6 of FIFO #2.

Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have \overline{FL} in the HIGH state.
- 3. The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- 5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion mode.




Figure 14. A 12K x 8 Parallel-In Serial-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs			Interna	al Status	Outputs		
Mode	RS	FL	XI	Read Pointer	Write Pointer	ĒF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset-All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	Х	х	Х	

NOTES:

1. \overline{XI} is connected to \overline{XO} of previous device.

2. \overline{RS} = Reset Input, $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Ouput, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input.

2751 tbl 10

2751 drw 17

ORDERING INFORMATION

