

3.3V CMOS FAST SRAM WITH 2.5V COMPATIBLE INPUTS 256K (32K x 8-BIT)

FEATURES

- · Ideal for high-performance processor secondary cache
- Fast access times: — 12/15/20ns
- Inputs are 2.5V and LVTTL compatible: V_{IH} = 1.8V
- Outputs are LVTTL compatible
- Low standby current (maximum): — 2mA full standby
- Small packages for space-efficient layouts: — 28-pin 300 mil SOJ
 - 28-pin TSOP Type I
- Produced with advanced high-performance CMOS technology
- Single 3.3V(±0.3V) power supply


DESCRIPTION

The IDT71V256SB is a 262,144-bit high-speed static RAM organized as 32K x 8. The improved V_{IH} (1.8V) makes the inputs compatible with 2.5V logic levels. The IDT71V256SB is otherwise identical to the IDT71V256SA.

The IDT71V256SB has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of as fast as12 ns are ideal for tag SRAM in secondary cache designs.

When power management logic puts the IDT71V256SB in standby mode, its very low power characteristics contribute to extended battery life. By taking \overline{CS} HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as \overline{CS} remains HIGH. Furthermore, under full standby mode (\overline{CS} at CMOS level, f=0), power consumption is guaranteed to always be less than 6.6mW and typically will be much smaller.

The IDT71V256SB is packaged in 28-pin 300 mil SOJ and 28-pin 300 mil TSOP Type I packaging.





FUNCTIONAL BLOCK DIAGRAM

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS





TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0-A14	Addresses
I/O0–I/O7	Data Input/Output
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power
-	3770 tbl 01

TRUTH TABLE⁽¹⁾

WE	<u>CS</u>	ŌĒ	I/O	Function
Х	Н	Х	High-Z	Standby (ISB)
Х	Vнс	Х	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	Х	Din	Write
NOTE:				3770 tbl 02

1. H = VIH, L = VIL, X = Don't Care

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +4.6	V
Vterm ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current	50	mA

NOTES:

3770 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals only.

3. Input, Output, and I/O terminals; 4.6V maximum.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, S	OJ package)
----------------------------	-------------

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 3dV	6	рF	
Соит	Output Capacitance	Vout = 3dV	7	рF	
NOTE: 3770 tbl (

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3V\pm0.3V$

3770 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
Viн	Input High Voltage - Inputs	1.8	_	5.0	V
Viн	Input High Voltage - I/O	1.8	_	Vcc+0.3	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V
NOTE: 3770 tbl 06					

NOTE:

1. VIL (min.) = -1.0V for pulse width less than 5ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS^(1, 2)

 $(VCC = 3.3V \pm 0.3V, VLC = 0.2V, VHC = VCC - 0.2V)$

		71V256SB12	71V256SB15	71V256SB20	
Symbol	Parameter	Com'l	Com'l.	Com'l.	Unit
Icc	Dynamic Operating Current $\overline{CS} \le VIL$, Outputs Open, Vcc = Max., f = fMAX ⁽²⁾	90	85	85	mA
ISB	Standby Power Supply Current (TTL Level) \overline{CS} = VIH, Vcc = Max., Outputs Open, f = fMAX ⁽²⁾	20	20	20	mA
ISB1	$ \begin{array}{l} Full Standby Power Supply Current (CMOS Level) \\ \hline CS \geq VHC, VCC = Max., Outputs Open, f = 0^{(2)}, \\ VIN \leq VLC \ or VIN \geq VHC \end{array} $	2	2	2	mA

NOTES:

1. All values are maximum guaranteed values.

2. $f_{MAX} = 1/t_{RC}$, only address inputs cycling at fmax; f = 0 means that no inputs are cycling.

DC ELECTRICAL CHARACTERISTICS

 $VCC = 3.3V \pm 0.3V$

			IDT71V256SB			
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., VIN = GND to Vcc	—		2	μA
ILO	Output Leakage Current	Vcc = Max., \overline{CS} = VIH, VOUT = GND to Vcc			2	μA
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.		—	0.4	V
Vон	Output High Voltage	IOH = -4mA, $VCC = Min$.	2.4		_	V

3770 tbl 08

3770 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3770 tbl 09




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (Vcc = 3.3V ± 0.3V, Commercial Temperature Range)


		6SA12	71V25	6SA15	71V25	6SA20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle							
tRC	Read Cycle Time	12		15		20		ns
tAA	Address Access Time	—	12		15	_	20	ns
tACS	Chip Select Access Time	_	12		15		20	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low-Z	5		5		5		ns
tCHZ ⁽¹⁾	Chip Select to Output in High-Z	0	8	0	9	0	10	ns
tOE	Output Enable to Output Valid	_	6		7		8	ns
tolz ⁽¹⁾	Output Enable to Output in Low-Z	3		0		0		ns
tOHZ ⁽¹⁾	Output Disable to Output in High-Z	2	6	0	7	0	8	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	ns
Write C	ycle					-		
twc	Write Cycle Time	12	_	15	_	20	_	ns
tAW	Address Valid to End-of-Write	9	—	10	—	15	—	ns
tcw	Chip Select to End-of-Write	9	—	10	_	15	_	ns
tAS	Address Set-up Time	0	—	0	_	0	—	ns
tWP	Write Pulse Width	9	—	10	_	15	_	ns
twR	Write Recovery Time	0	—	0	_	0	_	ns
tDW	Data to Write Time Overlap	6		7	_	8	_	ns
tDH	Data Hold from Write Time	0	—	0	—	0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	4	—	4	—	4	—	ns
twHz ⁽¹⁾	Write Enable to Output in High-Z	1	8	1	9	1	10	ns

NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.

3770 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




3770 drw 06

NOTES:


1. $\overline{\text{WE}}$ is HIGH for Read cycle.

2. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read cycle.
- 2. Device is continuously selected, \overline{CS} is LOW.
- 3. Address valid prior to or coincident with \overline{CS} transition LOW.
- 4. OE is LOW.
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)^(1, 2, 3, 5, 7)



NOTES:

- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twe is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ± 200 mV from steady state.
- 7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)^(1, 2, 3, 4)



NOTES:

- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. two is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twHz + tDw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDw. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.

ORDERING INFORMATION



3770 drw 11