## **HIGH-SPEED** 4K x 8 DUAL-PORT STATIC RAM

### **FEATURES:**

High-speed access

— Military: 25/35/45/55/70ns (max.)

Commercial: 20/25/35/45/55/70ns (max.)

Low-power operation

— IDT7134SA

Active: 500mW (typ.) Standby: 5mW (typ.)

— IDT7134LA

Active: 500mW (typ.) Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

### **DESCRIPTION:**

The IDT7134 is a high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those


systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Ceramic Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


### **FUNCTIONAL BLOCK DIAGRAM**




2720 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### PIN CONFIGURATIONS(1,2)




2720 drw 02



2720 drw 04

## NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of actual part-marking.



2720 drw 03

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	Ç
Тѕтс	Storage Temperature	-55 to +125	–65 to +150	°C
PT <sup>(3)</sup>	Power Dissipation	1.5	1.5	W
lout	DC Output Current	50	50	mA

2720 tbl 01

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only
  and functional operation of the device at these or any other conditions
  above those indicated in the operational sections of this specification is not
  implied. Exposure to absolute maximum rating conditions for extended
  periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10 ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc +0.5V

## **CAPACITANCE**<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dv	11	рF
Соит	Output Capacitance	Vout = 3dv	11	рF

2720 tbl 02

### NOTES:

- This parameter is determined by device characterization but is not production tested.
- 2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	−55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

### 2720 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

NOTES:

2720 tbl 04

- 1. VIL (min.)  $\geq -1.5$ V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5V \pm 10\%$ )

			IDT7134SA		IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
I⊔	Input Leakage Current <sup>(1)</sup>	VCC = 5.5V, $VIN = 0V$ to $VCC$	1	10		5	μΑ
ILO	Output Leakage Current	$\overline{CE}$ = VIH, VOUT = 0V to VCC	1	10		5	μΑ
Vol	Output Low Voltage	IOL = 6mA	l	0.4		0.4	V
		IOL = 8mA	l	0.5	1	0.5	V
Voн	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

NOTE:

2720 tbl 05

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (VCC = 5.0V ± 10%)

				7134X	20 <sup>(4)</sup>	7134	1X25	7134	X35	7134	X45	7134	X55	7134	1X70	
Symbol	Parameter	Test Conditions	Version	Typ. <sup>(2)</sup>	Мах.	Typ. <sup>(2)</sup>	Мах.	Typ. <sup>(2)</sup>	Мах.	Typ. <sup>(2)</sup>	Мах.	Typ. <sup>(2)</sup>	Мах.	Тур. <sup>(2)</sup>	Мах.	Unit
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL. S L			160 160	310 260	150 150	300 250	140 140	280 240	140 140	270 220	140 140	270 220	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.S L	170 170	280 240	160 160	280 220	150 150	260 210	140 140	240 200	140 140	240 200	140 140	240 200	
ISB1	Standby Current (Both Ports—TTL	$\overline{\text{CE}}$ L and $\overline{\text{CE}}$ R = VIH f = fMAX <sup>(3)</sup>	MIL. S L	_		25 25	100 80	25 25	75 55	25 25	70 50	25 25	70 50	25 25	70 50	mA
	Level Inputs)		COM'L. S L	25 25	110 80	25 25	80 50	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	
ISB2	Standby Current (One Port—TTL	$\overline{\overline{CE}}_{"A"} = V_{IL} \text{ and }$ $\overline{CE}_{"B"} = V_{IH}$	MIL. S L	_		95 95	210 170	85 85	200 160	75 75	190 150	75 75	180 150	75 75	180 150	mA
	Level Inputs)	Active Port Outputs Open, f = fMAX <sup>(3)</sup>	COM'L. S L	105 105	180 150	95 95	180 140	85 85	170 130	75 75	160 130	75 75	160 130	75 75	160 130	
ISB3	Full Standby Current (Both Ports—All	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VCC - 0.2V$	MIL. S L		1 1	1.0 0.2	30 10	mA								
	CMOS Level Inputs)	$\begin{aligned} &\text{Vin} \geq \text{Vcc - 0.2V or} \\ &\text{Vin} \leq 0.2\text{V, } f = 0^{(3)} \end{aligned}$	COM'L. S L	1.0 0.2	15 4.5	1.0 0.2	15 4.0									
ISB4	Full Standby Current (One Port—All	One Port $\overline{CE}_{_{^{"}A^{"}}}$ or $\overline{CE}_{_{^{"}B^{"}}} \ge Vcc - 0.2V$	MIL. S L	_		95 95	210 150	85 85	190 130	75 75	180 120	75 75	170 120	75 75	170 120	mA
	CMOS Level Inputs)	VIN $\geq$ Vcc - 0.2V or VIN $\leq$ 0.2V	COM'L. S L	105 105	170 130	95 95	170 120	85 85	160 110	75 75	150 100	75 75	150 100	75 75	150 100	
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$														

### NOTES:

2720 tbl 06

- 1. "X" in part number indicates power rating (SA or LA).
- 2. Vcc = 5V, TA = +25°C for typical, and parameters are not production tested.
- 3. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.
- 4. (Commercial only) 0°C to +70°C temperature range.

<sup>1.</sup> At  $Vcc \le 2.0V$  input leakages are undefined.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


Symbol	Parameter	Test Condition	n	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdr	VCC for Data Retention	Vcc = 2V		2.0	_	_	V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μΑ
		VIN ≥ VHC or ≤ VLC	COM'L.	_	100	1500	
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	'		0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time			trc <sup>(2)</sup>	_	_	ns

### NOTES:

2720 tbl 07

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but not production tested.

## **DATA RETENTION WAVEFORM**



## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2720 tbl 08




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tLz, tHz, twz, tow) \*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>

		7134	K20 <sup>(3)</sup>	7134	4X25	7134X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE		-				-	
trc	Read Cycle Time	20	_	25	-	35	_	ns
taa	Address Access Time	_	20	_	25		35	ns
tACE	Chip Enable Access Time	_	20	_	25	_	35	ns
taoe	Output Enable Access Time	_	15	_	15	_	20	ns
toh	Output Hold from Address Change	0		0	1	0	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	0	_	0	_	0	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	15	_	20	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	20	_	25	_	35	ns

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup> (CONT'D)


		7134	IX45	713	4X55	7134	X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE		-				-	
trc	Read Cycle Time	45	_	55	_	70	_	ns
taa	Address Access Time	_	45	_	55	_	70	ns
tace	Chip Enable Access Time	_	45	_	55	_	70	ns
taoe	Output Enable Access Time	_	25	_	30	_	40	ns
tон	Output Hold from Address Change	0	_	0	_	0	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	5	_	5	-	5	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	20	_	25	_	30	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	_	ns
tpD	Chip Disable to Power Down Time <sup>(2)</sup>	_	45	_	50	_	50	ns

### NOTES:

2720 tbl 09

- 1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. (Commercial only) 0°C to +70°C temperature range only.
- 4. "X" in part number indicates power rating (SA or LA).


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 3)



### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 3.  $R/\overline{W} = V_{IH}$ .

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



#### NOTES

- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 3.  $R/\overline{W} = V_{IH}$ .
- 4. Start of valid data depends on which timing becomes effective, tage, tage or tag
- 5. taa for RAM Address Access and tsaa for Semaphore Address Access.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup>

		7134)	(20 <sup>(5)</sup>	7134	IX25	713	4X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE							
twc	Write Cycle Time	20	_	25		35	_	ns
tEW	Chip Enable to End-of-Write	15	_	20	_	30	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	30	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	25	_	ns
twr	Write RecoveryTime	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	15	_	20	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	15	_	20	ns
tDH	Data Hold Time <sup>(3)</sup>	0	_	0	_	3	_	ns
twz	Write Enabled to Output in High-Z <sup>(1, 2)</sup>		15	_	15	_	20	ns
tow	Output Active from End-of-Write <sup>(1, 2, 3)</sup>	3	_	3	_	3	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>		40	_	50	_	60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(4, 7)</sup>		30		30		35	ns

**NOTES:** 2720 tbl 10

- 1. Transition is measured  $\pm 500 \text{mV}$  from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for toh must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
- 5. (Commercial only), 0°C to +70°C temperature range.
- 6. "X" in part number indicates power rating (SA or LA).
- 7. tddd = 35ns for military temperature range.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup> (CONT'D)


		7134	X45	7134	1X55	7134	X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE							
twc	Write Cycle Time	45	_	55	_	70	_	ns
tew	Chip Enable to End-of-Write	40	_	50	_	60	_	ns
taw	Address Valid to End-of-Write	40	_	50	_	60	_	ns
tas	Address Set-up Time	0		0	_	0	_	ns
twp	Write Pulse Width	40		50	_	60	_	ns
twr	Write RecoveryTime	0		0	_	0	_	ns
tow	Data Valid to End-of-Write	20	_	25	_	30	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	20	-	25	_	30	ns
tDH	Data Hold Time <sup>(3)</sup>	3	l –	3	_	3	_	ns
twz	Write Enabled to Output in High-Z <sup>(1, 2)</sup>		20	_	25	_	30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 3)</sup>	3	_	3	_	3	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>		70	_	80	_	90	ns
tDDD	Write Data Valid to Read Data Delay <sup>(4)</sup>	_	45	_	55	_	70	ns

2720 tbl 10

#### NOTES:

- 1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for toh must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
- 5. (Commercial only), 0°C to +70°C temperature range.
- 6. "X" in part number indicates power rating (SA or LA).


## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ (1)




### NOTES:

- 1. Write cycle parameters should be adhered to, in order to ensure proper writing.
- 2.  $\overline{CE}L = \overline{CE}R = VIL$ .  $\overline{OE}$ "B" = VIL.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 5, 8)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,5)



### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE} = V_{IL}$  and  $R/\overline{W} = V_{IL}$ .
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  going High to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (  $\overline{\text{CE}}$  or R/W )is asserted last.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 500mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is Low during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is High during an  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### **FUNCTIONAL DESCRIPTION**

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

## TRUTH TABLE I – READ/WRITE CONTROL<sup>(2)</sup>

Left or Right Port <sup>(1)</sup>				
R/W	CE	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4
Х	Н	Х	Z	CER = CEL = H, Power Down Mode, Isb1 or Isb3
L	L	Х	DATAIN	Data on port written into memory
Н	L	L	DATAout	Data in memory output on port
Х	Х	Н	Z	High impedance outputs

2720 tbl 11

### NOTES:

- 1. AOL A11L  $\neq$  AOR A11R
- 2. "H" = HIGH, "L" = LOW, "X" = Don't Care, and "Z" = High-impedance

### ORDERING INFORMATION

