

# FAST CMOS OCTAL TRANSCEIVER/ REGISTER (3-STATE)

# IDT54/74FCT646T/AT/CT

# FEATURES:

- Std., A, and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
  - VOH = 3.3V (typ.)
  - -VOL = 0.3V(typ.)
- High Drive outputs (-15mA IOH, 64mA IOL)
- · Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- · Power off disable outputs permit "live insertion"
- Available in the following packages:
- Industrial: SOIC, SSOP, QSOP, TSSOP
- Military: CERDIP, LCC


# FUNCTIONAL BLOCK DIAGRAM

# DESCRIPTION:

The FCT646T consists of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The FCT646T utilizes the enable control ( $\overline{G}$ ) and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.




TO SEVEN OTHER CHANNELS


 $\label{eq:constraint} The \, \text{IDT}\, \text{logo}\, \text{is}\, a\, \text{registered}\, \text{trademark}\, \text{of}\, \text{Integrated}\, \text{Device}\, \text{Technology}, \, \text{Inc}.$ 

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

JUNE 2002

## **PINCONFIGURATION**





### CERDIP/ SOIC/ SSOP/ QSOP/ TSSOP TOP VIEW



### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.

2. Inputs and Vcc terminals only.

3. Output and I/O terminals only.

# CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

### NOTE:

1. This parameter is measured at characterization but not tested.

### PINDESCRIPTION

Pin Names	Description
A1 - A8	Data Register A Inputs
	Data Register B Outputs
B1 - B8	Data Register B Inputs
	Data Register A Outputs
СРАВ, СРВА	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, G	Output Enable Inputs

# FUNCTION TABLE<sup>(1)</sup>

		Inp	uts			Data	a I/O <sup>(2)</sup>	
G	DIR	CPAB	CPBA	SAB	SBA	A1 - A8 B1 - B8		Operation or Function
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation
н	Х	$\uparrow$	$\uparrow$	Х	Х			Store A and B Data
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Stored B Data to A Bus
L	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
L	Н	H or L	Х	Н	Х			Stored A Data to B Bus

NOTES:

1. H = HIGH

L = LOW

X = Don't Care

 $\uparrow$  = LOW-to-HIGH transition.

Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

2. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

3. A in B Register.

4. B in A Register.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, Vcc = 5.0V  $\pm 5\%$ ; Military: TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C, Vcc = 5.0V  $\pm 10\%$ 

Symbol	Parameter	Test Co	Min.	Тур. <sup>(2)</sup>	Max.	Unit	
Vih	Input HIGH Level	Guaranteed Logic HIGH Leve	l	2	-	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		-	-	0.8	V
Ін	Input HIGH Current <sup>(4)</sup>	Vcc = Max.	/cc = Max. VI = 2.7V				μA
lil	Input LOW Current <sup>(4)</sup>	Vcc = Max. VI = 0.5V			-	±1	μA
Іоzн	High Impedance Output Current	Vcc = Max Vo = 2.7V		—	-	±1	μA
Iozl	(3-State output pins) <sup>(4)</sup>		Vo = 0.5V		-	±1	
li	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = Vcc (Max.)	Vcc = Max., VI = Vcc (Max.)			±1	μA
Vik	Clamp Diode Voltage	VCC = Min, IIN = -18mA	-	-0.7	-1.2	V	
Vн	Input Hysteresis		—	200	_	mV	
lcc	Quiescent Power Supply Current	VCC = Max., VIN = GND or V	сс	-	0.01	1	μA

### **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Condi	itions <sup>(1)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	Iон = -6mA MIL	2.4	3.3	_	
		VIN = VIH or VIL	/IN = VIH or VIL IOH = -8mA IND				V
			Iон = –12mA MIL	2	3	_	
			Iон = -15mA IND				
Vol	Output LOW Voltage	Vcc = Min	Vcc = Min IoL = 48mA MIL		0.3	0.55	V
		VIN = VIH or VIL	Iol = 64mA IND				
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>	-60	-120	-225	mA	
loff	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or Vo ≤ 4.5V	VCC = 0V, VIN or VO $\leq$ 4.5V				μA

#### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.


2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.


4. The test limit for this parameter is  $\pm 5\mu A$  at TA =  $-55^{\circ}C$ .

5. This parameter is guaranteed but not tested.


### IDT54/74FCT646T/AT/CT FASTCMOSOCTALTRANSCEIVER/REGISTER (3-STATE)




Real-Time Transfer Bus B to A



Real-Time Transfer Bus A to B





Transfer Stores<sup>(1)</sup> Data to A and/or B

### NOTE:

1. Cannot transfer data to A bus and B bus simultaneously.

# **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditi	ons <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open G = DIR = GND One Input Toggling 50% Duty Cycle	Vin = Vcc Vin = GND	_	0.15	0.25	mA/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	1.5	3.5	mA
		G = DIR = GND One Bit Toggling at fi = 5MHz	VIN = 3.4V VIN = GND	_	2	5.5	
		Vcc = Max. Outputs Open fcp = 10MHz	VIN = VCC VIN = GND	_	3.8	7.3 <sup>(5)</sup>	
		50% Duty Cycle $\overline{G}$ = DIR = GND Eight Bits Toggling at fi = 2.5MHz	VIN = 3.4V VIN = GND		6	16.3 <sup>(5)</sup>	

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of  $\Delta$ Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC +  $\Delta$ ICC DHNT + ICCD (fCP/2+ fiNi)

Icc = Quiescent Current

 $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

 $N \tau$  = Number of TTL Inputs at  $D \ensuremath{\mathsf{H}}$ 

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Output Frequency

Ni = Number of Outputs at fi

All currents are in milliamps and all frequencies are in megahertz.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			54FCT646T			54/74F	CT646AT		54/74FCT646CT				
			Mil.		Mil. Ind.		Mil.		Ind.		Mil.		
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
<b>t</b> PLH	Propagation Delay,	CL = 50pF	2	11	2	6.3	2	7.7	1.5	5.4	1.5	6	ns
<b>t</b> PHL	Bus to Bus	$RL = 500\Omega$											
<b>t</b> PZH	Output Enable Time,		2	15	2	9.8	2	10.5	1.5	7.8	1.5	8.9	ns
tPZL	G, DIR to Bus												
<b>t</b> PHZ	Output Disable Time,		2	11	2	6.3	2	7.7	1.5	6.3	1.5	7.7	ns
tPLZ	$\overline{G}$ , DIR to Bus												
<b>t</b> PLH	Propagation Delay,		2	10	2	6.3	2	7	1.5	5.7	1.5	6.3	ns
<b>t</b> PHL	Clock to Bus												
<b>t</b> PLH	Propagation Delay,		2	12	2	7.7	2	8.4	1.5	6.2	1.5	7	ns
<b>t</b> PHL	SBA or SAB to Bus												
tsu	Set-up Time HIGH or LOW,		4.5	—	2	—	2	_	2	_	2	_	ns
	Bus to Clock												
ħ	Hold Time HIGH or LOW,		2	-	1.5	_	1.5	_	1.5	_	1.5	—	ns
	Bus to Clock												
tw	Clock Pulse Width,		6	-	5	_	5	_	5	_	5	—	ns
	HIGH or LOW												


NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

### IDT54/74FCT646T/AT/CT FASTCMOSOCTALTRANSCEIVER/REGISTER (3-STATE)

# TEST CIRCUITS AND WAVEFORMS



### Test Circuits for All Outputs

tsu

tsu

Set-Up, Hold, and Release Times

tPLH

**t**PLH

Propagation Delay

**t**REM

ťΗ

**t**PHL

**t**PHL

DATA

INPUT Z

TIMING

PRESET

CLEAR

CLEAR

ETC.

SAME PHASE

OUTPUT

INPUT TRANSITION

**OPPOSITE PHASE** 

INPUT TRANSITION

ETC.

ASYNCHRONOUS CONTROL

SYNCHRONOUS CONTROL PRESET

CLOCK ENABLE

INPUT

# SWITCHPOSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**

1.5V 0V

1.5V 0V

3V

1.5V 0V

1.5V 0V

Octal link

3V

0V

1.5V

Vон

1.5V

Vol

3V


0V

Octal link


1.5V

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.



Pulse Width




Enable and Disable Times

### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

### IDT54/74FCT646T/AT/CT FASTCMOSOCTALTRANSCEIVER/REGISTER(3-STATE)

### **ORDERING INFORMATION**





*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459