



**Frequency Generator & Integrated Buffers for PENTIUM II/III™ & K6**

**Recommended Application:**

440BX, MX, VIA Apollo Pro 133, Apollo Pro Media or MVP4 style chip set, for Note book applications.

**Output Features:**

- 4 - CPUs @ 2.5V/3.3V including 1 free running CPUCLK\_F
- 9 - SDRAM @ 3.3V
- 7 - PCI @ 3.3V, including 1 free running PCICLK\_F
- 1 - PCIEarly @ 3.3V
- 1 - 48MHz, @ 3.3V fixed.
- 1 - 24/48MHz @ 3.3V
- 2 - REF @ 3.3V, 14.318MHz.


**Features:**

- Up to 137MHz frequency support
- 97MHz to support high-end AMD processor.
- Support power management: CLK, PCI, stop and Power down Mode from I<sup>2</sup>C programming.
- Spread spectrum for EMI control (±.25% & 0 to -0.5% down spread).
- Uses external 14.318MHz crystal
- FS pins for frequency select


**Key Specifications:**

- CPU Output Jitter @ 2.5V: <300ps
- CPU Output Jitter @ 3.3V: <250ps
- PCI Output Jitter @ 3.3V: <250ps
- CPU Output Skew @ 2.5V: <175ps
- CPU Output Skew @ 3.3V: <175ps
- PCI Output Skew @ 3.3V: <500ps
- PCI Early to PCI Skew @ 3.3V: typ = 3ns

**Block Diagram**



**Pin Configuration**



**48-Pin SSOP and TSSOP**

\* Internal Pull-up Resistor of 120K to VDD

**Functionality**

FS3	FS2	FS1	FS0	CPU (MHz)	PCI (MHz)
0	0	0	0	66.67	33.33
0	0	0	1	100.00	33.33
0	0	1	0	100.30	33.43
0	0	1	1	133.33	33.33
0	1	0	0	105.00	35.00
0	1	0	1	133.37	33.34
0	1	1	0	137.00	34.25
0	1	1	1	75.00	37.50
1	0	0	0	100.00	33.33
1	0	0	1	95.00	31.67
1	0	1	0	97.00	32.33
1	0	1	1	133.33	33.33
1	1	0	0	90.00	30.00
1	1	0	1	96.22	32.07
1	1	1	0	66.82	33.41
1	1	1	1	91.50	30.50

Pentium is a trademark of Intel Corporation  
I<sup>2</sup>C is a trademark of Philips Corporation



## Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDDREF	PWR	Ref, XTAL power supply, nominal 3.3V
2	SPREAD <sup>1,2</sup>	IN	Active High Spread Spectrum enable input. Power-up default is "High", spreading is "on"
	REF0	OUT	14.318 Mhz reference clock. This REF output is the STRONGER buffer for ISA BUS loads
20	PCI_STOP#	IN	Halts PCICLK clocks at logic 0 level, when input low (In mobile mode, MODE=0)
3, 9, 16, 33, 40, 44	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz.
6,14	VDDPCI	PWR	Supply for PCICLK_F and PCICLK nominal 3.3V
7	CPU2.5_3.3# <sup>1,2</sup>	IN	Indicates whether VDDL CPU is 2.5 or 3.3V. High=2.5V CPU, LOW=3.3V CPU. Latched Input.
	PCICLK_F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.
8	FS3 <sup>1,2</sup>	IN	Frequency select pin. Latched Input.
	PCICLK0	OUT	PCI clock output. Synchronous to CPU clocks with 1-4ns skew (CPU early)
10	SEL24_48# <sup>1,2</sup>	IN	Selects either 24 or 48MHz when Low =48 MHz
	PCICLK1	OUT	PCI clock output. Synchronous to CPU clocks with 1-4ns skew (CPU early)
11	SELPCIE_6# <sup>1,2</sup>	IN	PCI Early or normal PCI select latch input. (for pin 18 power-up default is "High" early PCICLK.)
	PCICLK2	OUT	PCICLK clock output.
17, 13, 12	PCICLK (5:3)	OUT	PCI clock outputs. Synchronous to CPU clocks with 1-4ns skew (CPU early)
15	BUFFER IN	IN	Input to Fanout Buffers for SDRAM outputs.
18	PCICLK6/PCICLK_E	OUT	PCI clock output or early PCI clock output selectable by SELPCIE_6#
19	VDDCOR	PWR	Power pin for the PLL core. 3.3V
21	PD# <sup>1</sup>	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 4ms.
22	GND48	PWR	Ground pin for the 24 & 48MHz output buffers & fixed PLL core.
28, 29, 31, 32, 34, 35, 37, 38	SDRAM (7:0)	OUT	SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset).
30, 36	VDDSDR	PWR	Supply for SDRAM and CPU PLL Core, nominal 3.3V.
23	SDATA	IN	Data input for I <sup>2</sup> C serial input, 5V tolerant input
24	SCLK	IN	Clock input of I <sup>2</sup> C input, 5V tolerant input
25	24_48MHz	OUT	24MHz or 48MHz output clock selectable by pin 10
	FS1 <sup>1,2</sup>	IN	Frequency select pin. Latched Input.
26	48MHz	OUT	48MHz output clock
	FS0 <sup>1,2</sup>	IN	Frequency select pin. Latched Input
27	VDD48	PWR	Power for 24 & 48MHz output buffers and fixed PLL core.
39	SDRAM_F	OUT	Free running SDRAM clock output. Not affected by CPU_STOP#
41	CLK_STOP#	IN	This asynchronous input halts CPUCLK, & SDRAM at logic "0" level when driven low.
42, 43, 45	CPUCLK (2:0)	OUT	CPU clock outputs, powered by VDDL CPU
46	CPUCLK_F	OUT	Free running CPU clock. Not affected by the CPU_STOP#
47	VDDL CPU	PWR	Supply for CPU clocks 2.5V
48	REF1	OUT	14.318 MHz reference clock.
	FS2 <sup>1,2</sup>	IN	Frequency select pin. Latched Input

### Notes:

- 1: Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



## General Description

The **ICS9248-143** is the single chip clock solution for Notebook designs using the 440BX, MX, VIA Apollo Pro 133, Apollo Pro Media or MVP4 style chip set. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through I<sup>2</sup>C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The **ICS9248-143** employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

## Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

Bit	Description			PWD
Bit 7	0 - ±0.25% Spread Spectrum Modulation, Center Spread 1 - 0 to -0.5% Down Spread			1
Bit [2, 6:4]	Bit [2, 6:4]	CPUCLK (MHz)	PCICLK (MHz)	Note1
	0000	66.67	33.33	
	0001	100.00	33.33	
	0010	100.30	33.43	
	0011	133.33	33.33	
	0100	105.00	35.00	
	0101	133.37	33.34	
	0110	137.00	34.25	
	0111	75.00	37.50	
	1000	100.00	33.33	
	1001	95.00	31.67	
	1010	97.00	32.33	
	1011	133.33	33.33	
	1100	90.00	30.00	
	1101	96.22	32.07	
	1110	66.82	33.41	
1111	91.50	30.50		
Bit 3	0 - Frequency and Spread Spectrum are selected by hardware select, latched inputs 1 - Frequency is selected by Bit [2, 6:4]; Spread Spectrum is selected by bit 1			0
Bit 1	0 - Normal 1 - Spread Spectrum Enabled			1
Bit 0	0 - Running 1 - Tristate all outputs			0

**Notes:**

- 1, Default at Power-up will be for latched logic inputs to define frequency. Bit [2, 6:4] are default to 0011.
- 2, PWD = Power-Up Default



**Byte 1: CPU, Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	46	1	CPUCLK_F (Act/Inact)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	39	1	SDRAM_F (Act/Inact)
Bit 2	42	1	CPUCLK2 (Act/Inact)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	45	1	CPUCLK0 (Act/Inact)

**Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	7	1	PCICLK_F (Act/Inact)
Bit 6	18	1	PCICLK6 (Act/Inact)
Bit 5	17	1	PCICLK5 (Act/Inact)
Bit 4	13	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0 (Act/Inact)

**Byte 3: SDRAM Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	28	1	SDRAM7 (Active/Inactive)
Bit 2	29	1	SDRAM6 (Active/Inactive)
Bit 1	31	1	SDRAM5 (Active/Inactive)
Bit 0	32	1	SDRAM4 (Active/Inactive)

**Notes:**

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



**Byte 4: Reserved Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	X	(SEL24_48)#
Bit 4	-	1	(Reserved)
Bit 3	-	X	Latched FS1#
Bit 2	-	1	(Reserved)
Bit 1	-	X	Latched FS3#
Bit 0	-	1	(Reserved)

**Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	34	1	SDRAM3 (Act/Inact)
Bit 6	35	1	SDRAM2 (Act/Inact)
Bit 5	37	1	SDRAM1 (Act/Inact)
Bit 4	38	1	SDRAM0 (Act/Inact)
Bit 3	26	1	48MHz (Act/Inact)
Bit 2	25	1	24MHz (Act/Inact)
Bit 1	48	1	REF1 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)

**Notes:**

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



## Absolute Maximum Ratings

Supply Voltage	5.5 V
Logic Inputs	GND -0.5 V to V <sub>DD</sub> +0.5 V
Ambient Operating Temperature	0°C to +70°C
Case Temperature	115°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

T<sub>A</sub> = 0 - 70°C; Supply Voltage V<sub>DD</sub> = V<sub>DDL</sub> = 3.3 V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		V <sub>SS</sub> -0.3		0.8	V
Operating Supply Current	I <sub>DD3.3OP</sub>	C <sub>L</sub> = 0 pF; Select @ 66MHz		90	150	mA
		C <sub>L</sub> = 0 pF; Select @ 100MHz		114	170	
		C <sub>L</sub> = 0 pF; Select @ 133MHz		139	180	
Powerdown Current	I <sub>DDPD</sub>	CL = 0 pF; Input address VDD or GND			600	μA
Input Frequency	F <sub>i</sub>	V <sub>DD</sub> = 3.3 V	12		16	MHz
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Logic Inputs			5	pF
	C <sub>INX</sub>	X1 & X2 pins	27		45	pF
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From V <sub>DD</sub> = 3.3 V to 1% target Freq.			5.5	ms
Skew <sup>1</sup>	t <sub>CPU-PCI1</sub>	V <sub>T</sub> = 1.5 V	1		4	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## Electrical Characteristics - Input/Supply/Common Output Parameters

T<sub>A</sub> = 0 - 70° C; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5%, V<sub>DDL</sub> = 2.5 V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current	I <sub>DDL2.5</sub>	C <sub>L</sub> = 0 pF; Select @ 66.8 MHz		10	15	mA
		C <sub>L</sub> = 0 pF; Select @ 100 MHz		13	18	
		C <sub>L</sub> = 0 pF; Select @ 133 MHz		22	25	
Powerdown Current	I <sub>DDLDPD</sub>	CL = 0 pF; Input address VDD or GND			10	μA
Skew <sup>1</sup>	t <sub>CPU-PCI2</sub>	V <sub>T</sub> = 1.5 V; V <sub>TL</sub> = 1.25 V	1	3	4	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Electrical Characteristics - CPU

T<sub>A</sub> = 0 - 70C; V<sub>DD</sub> = 3.3 V +/-5%; C<sub>L</sub> = 20 pF

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH2A</sub>	I <sub>OH</sub> = -20 mA	2.4	2.85		V
Output Low Voltage	V <sub>OL2A</sub>	I <sub>OL</sub> = 12 mA		0.31	0.4	V
Output High Current	I <sub>OH2A</sub>	V <sub>OH</sub> = 2.0 V		-45	-27	mA
Output Low Current	I <sub>OL2A</sub>	V <sub>OL</sub> = 0.8 V	22	29		mA
Rise Time <sup>1</sup>	t <sub>r2A</sub>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V		1.5	2	ns
Fall Time <sup>1</sup>	t <sub>f2A</sub>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.4	2	ns
Duty Cycle <sup>1</sup>	dt <sub>2A</sub>	V <sub>T</sub> = 1.5 V	45	52.4	55	%
Skew window <sup>1</sup>	t <sub>sk2A</sub>	V <sub>T</sub> = 1.5 V		80	175	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jyc-cyc2A</sub>	V <sub>T</sub> = 1.5 V		200	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

### Electrical Characteristics - CPU

T<sub>A</sub> = 0 - 70C; V<sub>DDL</sub> = 2.5 V +/-5%; C<sub>L</sub> = 20 pF

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH2B</sub>	I <sub>OH</sub> = -12 mA	2			V
Output Low Voltage	V <sub>OL2B</sub>	I <sub>OL</sub> = 12 mA			0.4	V
Output High Current	I <sub>OH2B</sub>	V <sub>OH</sub> = 1.7 V			-21	mA
Output Low Current	I <sub>OL2B</sub>	V <sub>OL</sub> = 0.7 V	22			mA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.0 V		1.39	1.8	ns
Fall Time <sup>1</sup>	t <sub>f2B</sub>	V <sub>OH</sub> = 2.0 V, V <sub>OL</sub> = 0.4 V		1.47	1.8	ns
Duty Cycle <sup>1</sup>	dt <sub>2B</sub>	V <sub>T</sub> = 1.25 V, < 133 MHz	45	47.9	55	%
		V <sub>T</sub> = 1.25 V, >= 133 MHz	42	45.8	52	
Skew window <sup>1</sup>	t <sub>sk2B</sub>	V <sub>T</sub> = 1.25 V		85	175	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jyc-cyc2B</sub>	V <sub>T</sub> = 1.25 V		183	300	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## Electrical Characteristics - PCI

T<sub>A</sub> = 0 - 70°C; V<sub>DD</sub> = V<sub>DDL</sub> = 3.3 V +/-5%; C<sub>L</sub> = 30 pF

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -18 mA	2.4			V
Output Low Voltage	V <sub>OL1</sub>	I <sub>OL</sub> = 9.4 mA			0.4	V
Output High Current	I <sub>OH1</sub>	V <sub>OH</sub> = 2.0 V			-33	mA
Output Low Current	I <sub>OL1</sub>	V <sub>OL</sub> = 0.8 V	38			mA
Rise Time <sup>1</sup>	t <sub>rl</sub>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V		1.56	2.2	ns
Fall Time <sup>1</sup>	t <sub>fl</sub>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.74	2.2	ns
Duty Cycle <sup>1</sup>	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	50.3	55	%
Skew window <sup>1</sup>	t <sub>sk1</sub>	V <sub>T</sub> = 1.5 V		357	500	ps
Skew window <sup>1</sup>	t <sub>sk2</sub>	V <sub>T</sub> = 1.5 V PCICLK to PCI [5:0]	2	2.77	4	ns
Jitter, Absolute <sup>1</sup>	t <sub>jabs1</sub>	V <sub>T</sub> = 1.5 V	-250	143	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## Electrical Characteristics - SDRAM

T<sub>A</sub> = 0 - 70°C; V<sub>DD</sub> = V<sub>DDL</sub> = 3.3 V +/-5%; C<sub>L</sub> = 30 pF

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH3</sub>	I <sub>OH</sub> = -28 mA	2.4			V
Output Low Voltage	V <sub>OL3</sub>	I <sub>OL</sub> = 19 mA			0.4	V
Output High Current	I <sub>OH3</sub>	V <sub>OH</sub> = 2.0 V			-46	mA
Output Low Current	I <sub>OL3</sub>	V <sub>OL</sub> = 0.8 V	32			mA
Rise Time <sup>1</sup>	T <sub>r3</sub>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V		1.22	1.6	ns
Fall Time <sup>1</sup>	T <sub>f3</sub>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.25	1.6	ns
Duty Cycle <sup>1</sup>	D <sub>t3</sub>	V <sub>T</sub> = 1.5 V	42	45.6	52	%
Skew window <sup>1</sup>	T <sub>sk3</sub>	V <sub>T</sub> = 1.5 V		169	250	ps
Propagation Time <sup>1</sup> (Buffer In to output)	T <sub>sk3</sub>	V <sub>T</sub> = 1.5 V		3.3	5	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.





**Electrical Characteristics - 24,48MHz, REF(1:0)**

TA = 0 - 70C; VDD = VDDL = 3.3 V +/-5%; CL = 10 - 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	VOH5	IOH = -14 mA	2.4			V
Output Low Voltage	VOL5	IOL = 6 mA			0.4	V
Output High Current	IOH5	VOH = 2.0 V			-20	mA
Output Low Current	IOL5	VOL = 0.8 V	16			mA
Rise Time <sup>1</sup>	tr5	VOL = 0.4 V, VOH = 2.4 V		2.1	4	ns
Fall Time <sup>1</sup>	tF5	VOH = 2.4 V, VOL = 0.4 V		2.31	4	ns
Duty Cycle <sup>1</sup>	dt5	VT = 1.5 V	45	51.5	55	%
Jitter, Absolute <sup>1</sup>	tjabs5	VT = 1.5 V	-600	368	600	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming.  
For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends a dummy command code
- ICS clock will **acknowledge**
- Controller (host) sends a dummy byte count
- ICS clock will **acknowledge**
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will **acknowledge** each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the **byte count**
- Controller (host) acknowledges
- ICS clock sends first byte (**Byte 0**) through **byte 5**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
Stop Bit	

### Notes:

1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



## Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-143 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



## CLK\_STOP# Timing Diagram

CLK\_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CLK\_STOP# is synchronized by the ICS9248-143. The minimum that the CPU clock is enabled (CLK\_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.



### Notes:


1. All timing is referenced to the internal CPU clock.
2. CLK\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9248-143.
3. SDRAM-F output is controlled by Buffer in signal, not affected by the ICS9248-143 CLK\_STOP# signal. SDRAM are controlled as shown.
4. All other clocks continue to run undisturbed.



### PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 4 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI\_STOP# and CLK\_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.




**Notes:**

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.




## PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the **ICS9248-143**. It is used to turn off the PCICLK clocks for low power operation. PCI\_STOP# is synchronized by the **ICS9248-143** internally. The minimum that the PCICLK clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only three rising PCICLK clocks, off latency is one PCICLK clock.



### Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CLK\_STOP# is shown in a high (true) state.



SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	2.413	2.794	.095	.110
A1	0.203	0.406	.008	.016
b	0.203	0.343	.008	.0135
c	0.127	0.254	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.033	10.668	.395	.420
E1	7.391	7.595	.291	.299
e	0.635 BASIC		0.025 BASIC	
h	0.381	0.635	.015	.025
L	0.508	1.016	.020	.040
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	9.398	9.652	.370	.380
34	11.303	11.557	.445	.455
48	15.748	16.002	.620	.630
56	18.288	18.542	.720	.730
64	20.828	21.082	.820	.830

JEDEC MO-118 6/1/00  
DOC# 10-0034 REV B

### Ordering Information


ICS9248yF-143-T

Example:

ICS XXXX y F - PPP - T

- Prefix: ICS, AV = Standard Device
- Device Type (consists of 3 or 4 digit numbers): XXXX
- Revision Designator (will not correlate with datasheet revision): y
- Package Type: F=SSOP
- Pattern Number (2 or 3 digit number for parts with ROM code patterns): PPP
- Designation for tape and reel packaging: T

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.



6.10 mm. Body, 0.50 mm. pitch TSSOP  
(240 mil) (0.020 mil)

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	-	1.20	-	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.30
N	SEE VARIATIONS		SEE VARIATIONS	
$\alpha$	0°	8°	0°	8°
aaa	-	0.10	-	.004

### VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	7.70	7.90	.303	.311
36	9.60	9.80	.378	.386
40	10.90	11.10	.429	.437
44	10.90	11.10	.429	.437
48	12.40	12.60	.488	.496
56	13.90	14.10	.547	.555
64	16.90	17.10	.665	.673

MO-153 JEDEC  
Doc.# 10-0039 7/6/00 Rev B

## Ordering Information

ICS9248yG-143-T

Example:

ICS XXXX y G - PPP - T

