

APPLICATIONS


♦ CCD substitute


Optical line sensors

Rev A1, Page 1/9

## FEATURES

- 32 active photo pixels of 56 µm at a gap and distortion free pitch of 63.5 µm (400 DPI)
- Integrating L-V conversion followed by a sample & hold circuit
- High sensitivity and uniformity over wavelength
- ♦ High clock rates of up to 5 MHz
- Only 32 clocks required for readout
- Shutter function enables flexible integration times
- ♦ Glitch-free analogue output
- ♦ Push-pull output amplifier
- ♦ 5 V single supply operation







Rev A1, Page 2/9

### DESCRIPTION

iC-LFS is an integrating light-to-voltage converter with a single line of 32 pixels pitched at  $63.5\,\mu$ m (center-to-center distance). Each pixel consists of a 56.4  $\mu$ m x 200  $\mu$ m photodiode, an integration capacitor and a sample and hold circuit.


The integrated control logic makes operation very simple, with only a start and clock signal necessary. A third control input enables the integration period to be paused at any time (electronic shutter).

With the start signal the hold mode is activated for all pixels simultaneously with the next rising clock edge; starting with pixel 1 the hold voltages are switched in sequence to the push-pull output amplifier. The second clock pulse deletes all integration capacitors and the integration period starts again in the background during the output phase. A run is complete after 32 clock pulses.

iC-LFS is suitable for high clock rates of up to 5 MHz. If this is not required the supply current can be reduced via the external bias setting.

### PACKAGES cDFN10 4 mm x 4 mm

### PIN CONFIGURATION cDFN10 4 mm x 4 mm



#### PIN FUNCTIONS No. Name Function

- 1 SI Start Integration Input
- 2 CLK Clock Input
- 3 AO Analogue Output
- 4 VDD +5 V Digital Supply Voltage
- 5 VCC +5 V Analogue Supply Voltage
- 6 RSET Bias Current (resistor from VCC to RSET; when connected to GND the internal bias setting is activated)
- 7 n.c.
- 8 AGND Analogue Ground
- 9 GND Digital Ground
- 10 DIS Shutter control



Rev A1, Page 3/9

## **ABSOLUTE MAXIMUM RATINGS**

Beyond these values damage may occur; device operation is not guaranteed.

ltem	Symbol	mbol Parameter Conditions			Unit	
No.	-			Min.	Max.	
G001	VDD	Digital Supply Voltage		-0.3	6	V
G002	VCC	Analogue Supply Voltage		-0.3	6	V
G003	V()	Voltage at SI, CLK, DIS, RSET, AO		-0.3	VCC + 0.3	V
G004	I()	Current in RSET, AO		-10	10	mA
G005	Vd()	ESD Susceptibility at all pins	HBM, 100 pF/1.5 kΩ		4	kV
G006	Tj	Operating Junction Temperature		-40	125	°C



Rev A1, Page 4/9


## **ELECTRICAL CHARACTERISTICS**


ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Total	Device		I				
001	VDD	Digital Supply Voltage Range		4.5		5.5	V
002	VCC	Analogue Supply Voltage Range		4.5		5.5	V
003	I(VDD)	Supply Current in VDD	f(CLK) = 1 MHz f(CLK) = 5 MHz		tbd tbd		mA mA
004	I(VCC)	Supply Current in VCC			tbd		mA
005	Vc()hi	Clamp Voltage hi at SI, CLK, DIS, RSET	Vc()hi = V() - VCC; I() = 1 mA	0.3		1.8	V
006	Vc()lo	Clamp Voltage lo at SI, CLK, DIS, RSET	Vc()hi = V() - V(AGND); I() = -1 mA	-1.5		0.3	V
007	Vc()hi	Clamp Voltage hi at AO	Vc()hi = V(AO) - VCC; I(AO) = 1 mA	0.3		1.5	V
008	Vc()lo	Clamp Voltage lo at AO, VCC, VDD, GND	Vc()Io = V() - V(AGND); I() = -1 mA	-1.5		-0.3	V
Photo	diode Arra	у					
201	A()	Radiant Sensitive Area	200 µm x 56.40 µm per Pixel	0.01128		mm²	
202	S(λ)max	Spectral Sensitivity	$\lambda = 680 \text{nm}$ (see Fig. 1)		0.5		A/W
203	λ <sub>ar</sub>	Spectral Application Range	$S(\lambda_{ar}) = 0.25 \times S(\lambda) \max$ (see Fig. 1)	400		980	nm
Analo	gue Outpu	t AO					
301	Vs()lo	Saturation Voltage lo	I() = 1 mA			0.5	V
302	Vs()hi	Saturation Voltage hi	Vs()hi = VCC - V(), I() = -1 mA			1	V
303	К	Sensitivity	$\lambda = 680  \text{nm}$		2.88		V/pWs
304	V0()	Offset Voltage	integration time 1 ms, no illumination		400	800	mV
305	ΔV0()	Offset Voltage Deviation during integration mode	$\Delta$ V0() = V(AO)t1 - V(AO)t2, $\Delta$ t = t2 - t1 = 1 ms	-250		50	mV
306	ΔV()	Signal Deviation during hold mode	$\Delta$ V0() = V(AO)t1 - V(AO)t2, $\Delta$ t = t2 - t1 = 1 ms	-150		150	mV
307	tp(CLK- AO)	Settling Time	Cl(AO) = 10 pF, CLK lo $\rightarrow$ hi until V(AO) = 0.98 x V(VCC)			200	ns
Powe	r-On-Reset						
801	VCCon	Power-On Release by VCC				4.4	V
802	VCCoff	Power-Down Reset by VCC		1			V
803	VCChys	Hysteresis	VCChys = VCCon - VCCoff	0.4	1	2	V
Bias (	Current Adj	ust RSET					
901	lbias()	Permissible External Bias Current		20		100	μA
902	Vref	Reference Voltage	I(RSET) = Ibias	2.5	3	3.5	V
Input	Interface S	I, CLK, DIS					
B01	Vt()hi	Threshold Voltage hi		1.4		1.8	V
B02	Vt()lo	Threshold Voltage lo		0.9		1.2	V
B03	Vt()hys	Hysteresis	Vt()hys = Vt()hi – Vt()lo	300		800	mV
B04	I()	Pull-Down Current		10	30	50	μA
B05	fclk	Permissible Clock Frequency				5	MHz



Rev A1, Page 5/9

## **OPTICAL CHARACTERISTICS: Diagrams**





## **OPERATING REQUIREMENTS: Logic**

## Operating Conditions: VCC = VDD = $5V \pm 10\%$ , Tj = -25...85 °C input levels lo = 0, 0.45V bi = 2.4V, VCC, see Fig. 2 for reference

ltem No.	Symbol	Parameter	Conditions			
				Min.	Max.	
1001	tset	Setup Time: SI stable before CLK lo $\rightarrow$ hi	see Fig. 3	50		ns
1002	thold	Hold Time: SI stable after CLK lo $\rightarrow$ hi	see Fig. 3	50		ns




Figure 2: Reference levels




Figure 3: Timing diagram



Rev A1, Page 6/9

#### **DESCRIPTION OF FUNCTIONS**

#### Normal operation

Following an internal power-on reset the integration and hold capacitors are discharged and the sample and hold circuit is set to sample mode. A high signal at SI and a rising edge at CLK triggers a readout cycle and with it a new integration cycle.

pixel 32 (SNH32 = 1) following suit one clock pulse later. This special procedure allows all pixels to be read out with just 32 clock pulses. The integration capacitors are discharged by a one clock long reset signal (NRCI = 0) which occurs between the  $2^{nd}$  and  $3^{rd}$ falling edge of the readout clock pulse (cf. Figure 4). After the 31 pixels have been read out these are again set to sample mode (SNH = 0), likewise for pixel 32 one clock pulse later (SNH32 = 0).

In this process the hold capacitors of pixels 1 to 31 are switched to hold mode immediately (SNH = 1), with




Figure 4: Readout cycle and integration sequence

If prior to the 32<sup>th</sup> clock pulse a high signal occurs at SI the present readout is halted and immediately reinitiated with pixel 1. In this instance the hold capacitors retain their old value i.e. hold mode prevails (SNH/SNH32 = 0).




Figure 5: Restarting a readout cycle

With more than 32 clock pulses until the next SI signal, pixel 1 is output without entering hold mode; the out-

put voltage tracks the voltage of the pixel 1 integration capacitor.



Rev A1, Page 7/9




Figure 6: Clock pulse continued without giving a new integration start signal

### Operation with the shutter function

Integration can be halted at any time via pin DIS, i.e. the photodiodes are disconnected from their corresponding integration capacitor when DIS is high and

the current integration capacitor voltages are maintained. If this pin is open or switched to GND the pixel photocurrents are summed up by the integration capacitors until the next successive SI signal follows.




Figure 7: Defining the integration time via shutter input DIS

### External bias current setting

In order to reduce the power consumption of the device an external reference current can be supplied to pin RSET which reduces the maximum readout frequency, however. To this end a resistor must be connected from VCC to RSET. If this pin is not used, it should be connected to GND.



#### Rev A1, Page 8/9

This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data. Copying – even as an excerpt – is only permitted with iC-Haus approval in writing and precise reference to source.

iC-Haus does not variant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

ic-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

As a general rule our developments, IPs, principle circuitry and range of Integrated Circuits are suitable and specifically designed for appropriate use in technical applications, such as in devices, systems and any kind of technical equipment, in so far as they do not infringe existing patent rights. In principle the range of use is limitless in a technical sense and refers to the products listed in the inventory of goods compiled for the 2008 and following export trade statistics issued annually by the Bureau of Statistics in Wiesbaden, for example, or to any product in the product catalogue published for the 2007 and following exhibitions in Hanover (Hannover-Messe).

We understand suitable application of our published designs to be state-of-the-art technology which can no longer be classed as inventive under the stipulations of patent law. Our explicit application notes are to be treated only as mere examples of the many possible and extremely advantageous uses our products can be put to.



Rev A1, Page 9/9

### **ORDERING INFORMATION**

Туре	Package	Order Designation
iC-LFS	clearDFN10 -	iC-LFS cDFN10 iC-LFS Chip

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH Am Kuemmerling 18 D-55294 Bodenheim GERMANY Tel.: +49 (61 35) 92 92-0 Fax: +49 (61 35) 92 92-192 Web: http://www.ichaus.com E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.de/support\_distributors.php