


IBIS4-6600

High resolution 6.6 M Pixel

Rolling shutter CMOS Image sensor

Datasheet



Cypress Semiconductor Corporation3901 North First StreetSan Jose, CA 95134408-943-2600Contact: info@Fillfactory.comDocument #: 38-05708 Rev.**(Revision 1.3)Page 1 of 63



Table of contents

1	INT	RODUCTION	.4
	1.1	OVERVIEW	.4
		Key features	
	1.3	PART NUMBER	.5
2	SPE	CIFICATIONS	.6
	2.1	GENERAL SPECIFICATIONS	6
		ELECTRO-OPTICAL SPECIFICATIONS	
	2.2.1		
	2.2.2		
	2.2.3		
		FEATURES AND GENERAL SPECIFICATIONS	
	2.4	ELECTRICAL SPECIFICATIONS	.9
	2.4.1	Absolute maximum ratings	.9
	2.4.2	2 Recommended operating conditions	.9
	2.4.3	3 DC Electrical characteristics	10
3	SEN	SOR ARCHITECTURE AND OPERATION	11
	3.1	FLOOR PLAN	11
		PIXEL	
	3.2.1		
	3.2.2		
	3.2.3	3 Color filter array	13
	3.2.4		
		PIXEL RATE	
	3.4	REGION-OF-INTEREST (ROI) READ OUT	15
	3.5	OUTPUT AMPLIFIER	
	3.5.1		
	3.5.2		
	3.5.3	0 1	
	3.5.4	00	
		SUB-SAMPLING MODES	
		ELECTRONIC SHUTTER	
		HIGH DYNAMIC RANGE MODES	
	3.8.1	1 0	
	3.8.2		
		SEQUENCER.	
	3.9.1	8	
	3.9.2	1 5 8	
	3.9.3	3 Serial to Parallel interface	5/

IBIS4-6600 Datasheet



4 TIMINO	G DIAGRAMS	
	QUENCER CONTROL SIGNALS SIC FRAME AND LINE TIMING	
4.3 PIX 4.3.1	EL OUTPUT TIMING <i>Two outputs</i>	
4.3.2	Multiplexing to one output	41
4.3.3	0	
5 PIN LIS	Τ	43
NOTE ON P	OWER-ON BEHAVIOR	45
6 PAD PC	OSITIONING AND PACKAGING	47
	RE DIE	
	NDING PADS	
6.2.1	Probe pad positions	
6.2.2	Bonding pad positions	
	CKAGE DRAWING	
6.3.1	Technical drawing of the 68-pins LCC package	
6.3.2	Bonding of the IBIS4-6600 sensor in the 68-pins LCC package	
	ASS LID SPECIFICATIONS	
6.4.1	Color sensor	
6.4.2	Monochrome sensor	56
7 BOUNI	DARY SCAN TEST STRUCTURES	57
8 STORA	GE AND HANDLING	58
8.1 Sto	PRAGE CONDITIONS	
8.2 HA	NDLING AND SOLDER PRECAUTIONS	58
9 ORDER	ING INFORMATION	60
APPENDIX	A: IBIS4 EVALUATION KIT	



1 Introduction

1.1 Overview

The IBIS4-6600 is a solid state CMOS image sensor that integrates the functionality of complete analog image acquisition, digitizer and digital signal processing system on a single chip. The image sensor compromises a 6.6 MPixel resolution with 2210x3002 active pixels. The image size is fully programmable to user-defined windows of interest. The pixels are on a 3.5 μ m pitch. The sensor is available in a Monochrome version or Bayer (RGB) patterned color filter array.

User programmable row and column start/stop positions allow windowing down to 2x1 pixel window for digital zoom. Sub sampling reduces resolution while maintaining the constant field of view. The analog video output of the pixel array is processed by an on-chip analog signal pipeline. Double Sampling (DS) eliminates the fixed pattern noise. The programmable gain and offset amplifier maps the signal swing to the ADC input range. A 10-bit ADC converts the analog data to a 10-bit digital word stream. The sensor uses a 3-wire Serial-Parallel (SPI) interface. It operates with a single 2.5V power supply and requires only one master clock for operation up to 40 MHz. It is housed in a 68-pin ceramic LCC package.

The IBIS4-6600 is designed taking into consideration interfacing requirements to standard video encoders. In addition to the 10-bit pixel data stream, the sensor outputs the valid frame, line and pixel sync signals needed for encoding.

This datasheet allows the user to develop a camera system based on the described timing and interfacing.



1.2 Key features

- 6.6 Mpixel resolution: 2210 x 3002 active pixels progressive scan.
- 3.5 μm pitch square pixels (based on the high-fill factor active pixel sensor technology of FillFactory (US patent No. 6,225,670 and others)).
- Monochrome or Bayer (RGB) color filters.
- Single 2.5V supply; Single master clock.
- High pixel rate of 40 MHz using a 40 MHz system clock.
- 10-bit digital output.
- 61 dB dynamic range.
- High optical dynamic range with double slope integration and Non Destructive Read out (NDR) modes.
- Electronic rolling shutter.
- Pixel addressability to support Region-of-Interest windowing and sub sampling.
- On-chip Double Sampling FPN correction.
- Digital programmable using a 3-wire Serial-to-Parallel Interface (SPI).
- Programmable gain and offset amplifier.
- 68-pins ceramic LCC package.

1.3 Part number

Part number	Package	Monochrome / color die	Glass lid	
IBIS4-6600-M-1	84 pins	Monochrome	Monochrome**	
CYII4SM6600AA-HBC – Preliminary	JLCC *	Wonoemonie		
IBIS4-6600-M-2	68 pins	Monochrome	Monochrome	
CYII4SM6600AA-QBC – Preliminary	LCC	Wionochionie	Wonochionie	
IBIS4-6600-C-1	84 pins	Color	Color***	
CYII4SC6600AA-HAC – Preliminary	JLCC	COIDI	Color	
IBIS4-6600-C-2	68 pins	Color	Color	
CYII4SC6600AA-QAC – Preliminary	LCC	COIDI	Coloi	

* JLCC package for use in evaluation kits only.

** D263 is used as monochrome glass lid (see Figure 34 for spectral transmittance). *** S8612 is used as color glass lid (see Figure 33 for spectral transmittance). Other packaging combinations are available upon special request.



2 Specifications

2.1 General specifications

Table 1: General specifications

Parameter	Specification	Remarks
Pixel architecture	3T-pixel	
Pixel size	3.5 µm x 3.5 µm	The resolution and pixel size results in a
Resolution	2210 x3002	7,74 mm x 10,51 mm optical active area.
Pixel rate	40 MHz	Using a 40 MHz system clock and 1 or 2 parallel outputs.
Shutter type	Electronic rolling shutter	
Full frame rate	5 frames/second	Increases with ROI read out and/or sub sampling.

2.2 Electro-optical specifications

2.2.1 Overview

Parameter	Specification	Remarks
FPN (local)	<0.35 %	RMS % of saturation signal.
PRNU (local)	<1.5%	RMS of signal level.
Conversion gain	37 uV/electron	@ output (measured).
Output signal amplitude	0.8V	At nominal conditions.
Saturation charge	21.500 е-	
Congitivity	283 V.m2/W.s	Average white light.
Sensitivity	1.57 V/lux.s	Visible band only $(180 \text{ lx} = 1 \text{ W/m2})$.
Peak QE * FF	22.5 %	Average $QE*FF = 20\%$ (visible range).
Peak SR * FF	0.12 A/W	Average SR*FF = 0.1 A/W (visible range).
TCak SIX TT	0.12 A/W	See spectral response curve.
Fill factor	50%	Light sensitive part of pixel.
Dark current (@	6.29 mV/s	Typical value of average dark current of the
21 °C)	170 e-/s	whole pixel array.
Temporal noise	20 RMS e-	Measured at digital output (in the dark).
Dunamia ranga	1100:1	Full: 61 dB.
Dynamic range	940:1	Linear: 59.5 dB.



Parameter	Specification	Remarks
Spectral sensitivity range	400 – 1000 nm	
Optical cross talk	15% 4%	To the first neighboring pixel. To the second neighboring pixel.
Power dissipation	190 mWatt	Typical (with ADC's).

2.2.2 Spectral response curve





Figure 1: Spectral response curve

Figure 1 shows the spectral response characteristic. The curve is measured directly on the pixels. It includes effects of non-sensitive areas in the pixel, e.g. interconnection lines. The sensor is light sensitive between 400 and 1000 nm. The peak QE * FF is 22.5% approximately between 500 and 700 nm. In view of a fill factor of 50%, the QE is thus close to 50% between 500 and 700 nm.







2.2.3 Photo-voltaic response curve



Figure 2 shows the pixel response curve in linear response mode. This curve is the relation between the electrons detected in the pixel and the output signal. The resulting voltage-electron curve is independent of any parameters (integration time, etc). The voltage to electrons conversion gain is $37 \,\mu\text{V}$ /electron.

2.3 Features and general specifications

Table 3: Features and general specifications

Feature	Specification/Description
Electronic shutter type	Rolling shutter.
Integration time control	60 us – 1/frame period.
Windowing (ROI)	Randomly programmable ROI read out.
Sub-sampling modes:	Several sub sample modes can be programmed (see 3.6)
Extended dynamic range	Dual slope (up to 90 dB optical dynamic range) and
Extended dynamic range	non-destructive read out mode.
A nalog output	The output rate of 40 Mpixels/s can be achieved with 2
Analog output	analog outputs each working at 20 Mpixel/s.
Digital output	2 on-chip 10-bit ADC's @ 20 Msamples/s are
Digital output	multiplexed to 1 digital 10 bit output @ 40 Msamples/s.
Supply voltage VDD	Nominal 2.5V (some supplies require 3.3V for extended
Supply voltage vDD	dynamic range).
Logic levels	2.5V.



Feature	Specification/Description
Interface	Serial-to Parallel Interface (SPI).
Package	68-pins LCC.

2.4 Electrical specifications

2.4.1 Absolute maximum ratings

Table 4: Absolute maximum ratings

Symbol	Parameter	Value	Unit
VDD	DC supply voltage	-0.5 to 3.3	V
V _{IN}	DC input voltage	-0.5 to $(V_{DC} + 0.5)$	V
V _{OUT}	DC output voltage	-0.5 to $(V_{DC} + 0.5)$	V
I _{IO}	DC current drain per pin; any single input or output.	± 50	mA
T _L	Lead temperature (5 seconds soldering).	350	°C

Absolute Ratings are those values beyond which damage to the device may occur.

• VDD = VDDD = VDDA (VDDD is supply to digital circuit, VDDA to analog circuit).

2.4.2 Recommended operating conditions

Table 5: Recommended operating conditions

Symbol	Parameter	Min	Тур	Max	Unit
VDD	DC supply voltage	2.5	2.5	3.3	V
т	Commercial operating	0	24	50	°C (@ 15% RH)
IA	temperature.	0	24	38	°C (@ 86% RH)

• RH = Relative Humidity

• All parameters are characterized for DC conditions after thermal equilibrium has been established.

- Unused inputs must always be tied to an appropriate logic level, e.g. either VDD or GND.
- This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however it is recommended that normal precautions be taken to avoid application of any voltages higher than the maximum rated voltages to this high impedance circuit.

IBIS4-6600 Datasheet



2.4.3 DC Electrical characteristics

Table 6: DC electrical characteristics

Symbol	Characteristic	Condition	Min	Max	Unit
V_{IH}	Input high voltage		VDD-0.5		V
V _{IL}	Input low voltage			0.6	V
I _{IN}	Input leakage current	$V_{IN} = VDD$ or GND	-10	+10	μA
V _{OH}	Output high voltage	VDD=min; I _{OH} = -100mA	VDD-0.5		V
Vol	Output low voltage	VDD=min; I _{OH} = 100mA		0.5	V
I _{DD}	Maximum operating current	System clock <= 40MHz	70	80	mA

Cypress Semiconductor Corporation3901 North First StreetSan Jose, CA 95134408-943-2600Contact: info@Fillfactory.comDocument #: 38-05708 Rev.**(Revision 1.3)Page 10 of 63



3 Sensor architecture and operation

In this part of the document some of the more important specifications will be discussed more detail.

3.1 Floor plan




Figure 3: Block diagram of the IBIS4-6600 CMOS image sensor

Figure 3 shows the architecture of the image sensor that has been designed. It consists basically of the pixel array, shift registers for the readout in x and y direction, parallel analog output amplifiers, and column amplifiers that correct for the fixed pattern noise caused by threshold voltage non-uniformities. Reading out the pixel array starts by applying a y clock pulse to select a new row, followed by a calibration sequence to calibrate the column amplifiers (row blanking time). Depending on external bias resistors and timing, typically this sequence takes about 7 μ s per line (baseline). This sequence is necessary to remove the Fixed Pattern Noise of the pixel and of the column amplifiers themselves (by means of a Double Sampling technique). Pixels can



also be read out in a non-destructive manner. Two DACs have been added to make the offset level of the pixel values adjustable and equal for the two output busses. A third DAC is used to connect the busses to a stable voltage during the row blanking period (or to the reset busses continuously in case of non-destructive readout). Two 10-bit ADCs running at 20 Msamples/s will convert the analog pixel values. The digital outputs will be multiplexed to 1 digital 10-bit output at 40 Msamples/s. Note that these blocks are electrically completely isolated from the sensor part (except for the multiplexer for which the settings are uploaded through the shared address and data bus).

The x and y shift registers do have a programmable starting point. The starting points possibilities are limited due to limitations imposed by sub-sampling requirements. The upload of the start address is done through the serial to parallel interface.

Most of the signals for the image core in Figure 3 are generated on chip by the sequencer. This sequencer also allows running the sensor in basic modes, not fully autonomously.

3.2 Pixel

3.2.1 Architecture

The pixel architecture is the classical three-transistor pixel as shown in Figure 4. The pixel has been implemented using the high fill factor technique as patented by FillFactory (US patent No. 6,225,670 and others).




Figure 4: Architecture of the 3T-pixel

3.2.2 FPN and PRNU

Fixed Pattern Noise correction is done on chip. Raw images taken by the sensor typically feature a residual (local) FPN of 0.35 % RMS of the saturation voltage.



The Photo Response Non Uniformity (PRNU), caused by mismatch of photodiode node capacitances, is not corrected on chip. Measurements indicate that the typical PRNU is about 1.5 % RMS of the signal level.

3.2.3 Color filter array

The IBIS4-6600 can also be processed with a Bayer RGB color pattern. Pixel (0,0) has a green filter and is situated on a green-red row.



Figure 5: Color filter arrangement on the pixels. Green1 and green2 are separately processed color filters and have a different spectral response. Green1 pixels are located on a blue-green row, green2 pixels are located on a green-red row.

Figure 6 below shows the response of the color filter array as function of the wavelength. Note that this response curve includes the optical cross talk and the NIR filter of the color glass lid as well (see chapter 6.4.1 for response of the color glass lid).




Figure 6: Color filters response curve



3.2.4 Dark and dummy pixels

Figure 7 shows a plan of the pixel array. The sensor has been designed in "portrait" orientation. A ring of dummy pixels surrounds the active pixels. Black pixels are implemented as "optical" black pixels.




Figure 7: Floor plan pixel array

3.3 Pixel rate

The pixel rate for this sensor is high enough to support a frame rate of >75 Hz for a window size of 640 x 480 pixels (VGA format) + 23 pixels over scan in both directions. Taking into account a row blanking time of 7.2 μ s (as baseline, see also 3.9.2.a.7.), this requires a minimum pixel rate of nearly 40 MHz. The final bandwidth of the column amplifiers, output stage etc. is determined by external bias resistors. Taken into account a pixel rate of 40 MHz a full frame rate of a little more than 5 frames/s will be obtained.

The frame period of the IBIS4-6600 sensor can be calculated as follows: => Frame period = (Nr. Lines * (RBT + pixel period * Nr. Pixels))

with: Nr. Lines: Number of Lines read out each frame (Y). Nr. Pixels: Number of pixels read out each line (X). RBT: Row Blanking Time = 7.2 μ s (typical). Pixel period: 1/40 MHz = 25 ns.



Example: read out time of the full resolution at nominal speed (40 MHz pixel rate): => Frame period = $(3002 * (7.2 \ \mu\text{s} + 25 \ \text{ns} * 2210)) = 187.5 \ \text{ms}$ => 5.33 fps.

3.4 Region-Of-Interest (ROI) read out

Windowing can easily be achieved by uploading the starting point of the x- and yshift registers in the sensor registers (see 3.10). This downloaded starting point initiates the shift register in the x- and y-direction triggered by the Y_START (initiates the Y-shift register) and the Y_CLK (initiates the X-shift register) pulse. The minimum step size for the x-address is 24 (only even start addresses can be chosen) and 1 for the Y-address (every line can be addressed). The frame rate increases almost linearly when fewer pixels are read out. Table 7 gives an overview of the achievable frame rates with ROI read out.

Image Resolution (Y*X)	Frame rate [frames/s]	Frame readout time [ms]	Comment
3002 x 2210	5	187.5	Full resolution.
1501 x 1104	14	67	ROI read out.
640 x 480	89	11	ROI read out.

3.5 Output amplifier

The output amplifier subtracts the reset and signal voltages from each other to cancel FPN as much as possible (Figure 8). The DAC that is used for offset adjustment consists of 2 DACs. One is used for the main offset (DAC_raw) and the other allows for fine tuning to compensate the offset difference between the signal paths arriving at the two amplifiers A1 and A2 (DAC_fine). With the analog multiplexer the signals S1 and S2 from the two busses can be combined to one pixel output at full pixel rate (40 MHz). The two analog signals S1 and S2 can, however, also be available on two separate output pins to allow a higher pixel rate.

The third DAC (DAC_dark) puts its value on the busses during the calibration of the output amplifier. In case of non-destructive readout (no double sampling), bus1_R and bus2_R are continuously connected to the output of the DAC_fine to provide a reference for the signals on bus1_S and bus2_S.

The complete output amplifier can be put in standby by setting the corresponding bit in the AMPLIFIER register.




Figure 8: Output amplifier architecture

3.5.1 Stage 1: Offset, FPN correction and multiplexing

In the first stage, the signals from the busses are subtracted and the offset from the DACs is added. After a system reset, the analog multiplexer is configured for two outputs (see bit settings of the AMPLIFIER register). In case ONE_OUT is set to 1, the two signals S1 and S2 are multiplexed to one output (output 1). The amplifiers of stage 2 and stage 3 of the second output path are then put in standby. The speed and power consumption of the first stage is controllable through the resistor connected to CMD_OUT_1.

3.5.2 Stage 2: Programmable gain amplifier

The second stage provides the gain which will be adjustable between 1.36 and 17.38 in steps of roughly $2^{0.25}$ (~1.2). An overview of the gain settings is given in Table 8 and Figure 9. The speed and power consumption of the second stage is controllable through the resistor connected to CMD_OUT_2.



bits	DC gain	bits	DC gain
0000	1.36	1000	5.40
0001	1.64	1001	6.35
0010	1.95	1010	7.44
0011	2.35	1011	8.79
0100	2.82	1100	10.31
0101	3.32	1101	12.36
0110	3.93	1110	14.67
0111	4.63	1111	17.38

Table 8: Overview gain settings




Figure 9: Overview of the gain for each gain setting

3.5.3 Stage 3: Output drivers

The speed and power consumption of the third stage is controllable through the resistor connected to $C_{MD}_{OUT}_3$. The output drivers are designed to drive a 20 pF output load at 40 Msamples/s with a bias resistor of 100 k Ω .



3.5.4 Offset DACs

Figure 10 shows how the DAC registers influence the black reference voltages of the two different channels. The offset is mainly given through DAC_raw. DAC_fine can be used to shift the reference voltage of bus 2 up or down to compensate for different offsets in the two channels.




Figure 10: Offset for the two channels through DAC_raw and DAC_fine

Assume that $V_{outfull}$ is the voltage that depends on the bit values that are applied to the DAC and ranges from

$$V_{outfull}$$
: 0 (bit values 0000000) $\rightarrow VDDA(1-\frac{1}{2^8})$ (bit values 1111111)

Externally, the output range of DAC_raw can be changed by connecting a resistor R_{cal} to RCAL_DAC_OUT and applying a voltage V_{cal} . The output voltage V_{out} of DAC_raw follows relation (R = 10 k Ω)

$$V_{out} = \frac{R + R_{cal}}{2R + R_{cal}} V_{outfull} + \frac{R}{2R + R_{cal}} V_{cal}$$

Special case: $R_{cal} = \infty$

then $V_{out} = V_{outfull}$ (e.g. for DAC_fine)



 $R_{cal} = 0$, $V_{cal} = GND$ then $V_{out} = V_{outfull}/2$

A similar relation holds for the output range of DAC_DARK (RCAL_DAC_DARK can be used to tune the output range of this DAC).

3.6 Sub-sampling modes

To increase the frame rate for lower resolution and/or regions of interest, a number of sub sampling modes have been implemented. The following modes are foreseen (Table 9). The bits can be programmed in the IMAGE_CORE register (see 3.9).

Mode	Bits	Read	Step	
А	000	2	2	Default mode
В	001	2	4	(Skip 2)
С	010	2	6	(Skip 4)
D	011	2	8	(Skip 6)
Е	1xx	2	12	(Skip 10)

Table 9: Overview sub sample modes

To preserve the color information, 2 adjacent pixels are read in any mode, while the number of pixels that is not read, varies from mode to mode. This will be designed as a repeated block of 24 pixels wide, which is the lowest common multiple of the modes described above. Including the dummy pixels and the two additional rows/columns, the number of starting coordinates for the x and y shift register is thus 99 in the X and 138 in the Y direction. The total number of pixels, excluding dummy pixels, is a multiple of 24, and two additional pixels to have the same window edges independently of the sub-sampling mode. In the X direction, two columns are always addressed at the same moment since the signals from the odd and even columns must be put simultaneously on the corresponding bus. In the Y direction, the rows are addressed one by one. This results in slightly different implementations of the sub-sampling modes for the two directions (Figure 11 and Figure 12).

Filifactory CYPRESS Datasheet 24 column amplifiers ♠ ♠ ╇ ₽ ₽ ⋪ ₽ ╇ ╇ -bus1_S -bus1_R -bus2_S 1 Γ L D D D D D bus2_R Ţ 1 Logic selecting 2 collumns Shift register scan direction Shift Shift Shift ۸ ۸ ۸ ۸ ۸ A В С D Е

IBIS4-6600

Figure 11: X sub-sampling






Figure 12: Y sub-sampling

Table 10 lists the frame rates of the sensor in various sub-sampling modes (see also chapter 3.4).

Tuble 10. Frame rate in the various sub sampling modes					
Mode	Ratio	Resolution (Y*X)	Frame time [ms]	Frame rate [fr/s]	
А	1:1	3002 x 2210	187.4	5.3	
В	1:4	1502 x 1106	52.3	19.1	
С	1:9	1002 x 738	25.7	38.9	
D	1:16	752 x 554	15.8	63.2	
E	1:36	502 x 370	8.2	121.2	
VGA (p)		640 x 480	12.3	81.5	
VGA (p) + 23		663 x 503	13.1	76.4	
VGA (l)		480 x 640	11.1	89.9	


Table 10: Frame rate in the various sub sampling modes






Mode	Ratio	Resolution (Y*X)	Frame time [ms]	Frame rate [fr/s]
VGA(1) + 23		503 x 663	11.9	83.7

Figure 13 shows the pixels read out in each color sub-sampling mode.




mode A






mode B




mode C





mode D



mode E

Figure 13: Pixels read out in the various sub-sampling modes



3.7 Electronic shutter

A curtain like (rolling) electronic shutter has been implemented on chip. As can be seen in Figure 14, there are two Y shift registers. One of them points to the row that is currently being read out. The other shift register points to the row that is currently being reset. Both pointers are shifted by the same Y-clock and move over the focal plane. The integration time is set by the delay between both pointers.




Figure 14: Operation of the electronic shutter

In case of a mechanical shutter, the two shift registers can be combined to apply the pulses from both sides of the pixel array simultaneously. This is to halve the influence of the parasitic RC times of the reset and select lines in the pixel array (which can result in a reduction of the row blanking time). This is the case when FAST_RESET in the SEQUENCER register is set to 1 or in the non-destructive readout modes 1 and 2.




Figure 15: Rolling shutter operation

In Figure 15, we schematically indicate the relative shift of the integration times of different lines during the rolling shutter operation. Each line is read and reset in a sequential way. The integration time is the same for all lines, but shifted in time. The integration time can be varied through the INT_TIME register (in number of lines).

IBIS4-6600 Datasheet



3.8 High dynamic range modes

3.8.1 Double slope integration

The IBIS4-6600 has a feature to increase the optical dynamic range of the sensor; called double slope integration. The pixel response can be extended over a larger range of light intensities by using a "dual slope integration" (patents pending). This is obtained by the addition of charge packets from a long and a short integration time in the pixel during the same exposure time.




Figure 16: Double slope response curve

Figure 16 shows the response curve of a pixel in dual slope integration mode. The curve also shows the response of the same pixel in linear integration mode, with a long and short integration time, at the same light levels.

Dual slope integration is obtained by:

Feeding a lower supply voltage to VDD_RESET_DS (e.g. apply 2.0V to 2.5V). Note that for normal (single slope operation VDD_RESET_DS should have the same value as VDD_RESET. The difference between VDD_RESET_DS and VDD_RESET determines the range of the high



sensitivity, thus the output signal level at which the transition between high and low sensitivity occurs.

- Put the amplifier gain to the lowest value where the analog output swing covers the ADC's digital input swing. Increasing the amplification too much will likely boost the high sensitivity part over the whole ADC range.
- The electronic shutter determines the ratio of integration times of the two slopes. The high sensitivity ramp corresponds to "no electronic shutter", thus maximal integration time (frame read out time). The low sensitivity ramp corresponds to the electronic shutter value that would have been obtained in normal operation.

Examples of the double slope (high dynamic range) mode can be found at <u>http://www.fillfactory.be/htm/technology/htm/dual-slope.htm</u>.

3.8.2 Non-destructive readout (NDR)

The default mode of operation of the sensor is with FPN correction (double sampling). However, the sensor can also be read out in a non-destructive way. After a pixel is initially reset, it can be read multiple times, without resetting. The initial reset level and all intermediate signals can be recorded. High light levels will saturate the pixels quickly, but a useful signal is obtained from the early samples. For low light levels, one has to use the later or latest samples.




Figure 17. Principle of non-destructive readout.

Essentially an active pixel array is read multiple times, and reset only once. The external system intelligence takes care of the interpretation of the data. Table 11 summarizes the advantages and disadvantages of non-destructive readout.

Table 11: Advantages and disadvantages of non-destructive readout.

Advantages	Disadvantages	
Low noise – as it is true CDS. In the	System memory required to record the	
order of 10 e- or below.	reset level and the intermediate samples.	
High sensitivity – as the conversion	Requires multiples readings of each pixel,	
capacitance is kept rather low.	thus higher data throughput.	



Advantages	Disadvantages
High dynamic range – as the results includes signal for short and long integrations times.	Requires system level digital calculations.

3.9 Sequencer

Figure 3 showed a number of control signals that are needed to operate the sensor in a particular sub-sampling mode, with a certain integration time, output amplifier gain, etc. Most of these signals are generated on chip by the sequencer that uses only a few control signals. These control signals should be generated by the external system:

- SYS CLOCK, which defines the pixel rate (nominal 40 MHz),
- Y START pulse, which indicates the start of a new frame,
- Y_CLOCK, which selects a new row and will start the row blanking sequence, including the synchronization and loading of the X-register.

The relative position of the pulses will be determined by a number of data bits that are uploaded in internal registers through a Serial to Parallel interface (SPI).

3.9.1 Internal registers

Table 12 shows a list of the internal registers with a short description. In the next section, the registers are explained in more detail.

Register	Bit	Name	Description
0 (0000)	11:0	SEQUENCER register	Selection of mode, granularity of the X
			sequencer clock, calibration,
			Default value <11:0>: "00010000000"
	0	NDR	Mode of readout:
			NDR = 0: normal readout (double sampling)
			NDR = 1: non-destructive readout
	1:2	NDR_mode	4 different modes of non-destructive readout (no
			influence if $NDR = 0$)
	3	RESET_BLACK	0 = normal operation
			1 = reset of pixels before readout
	4	FAST_RESET	0 = electronic shutter operation
		_	1 = addressing from both sides
	5	FRAME CAL MODE	0 = fast
			1 = slow
	6	LINE CAL MODE	0 = fast
			1 = slow
	7	CONT CHARGE	0 = normal mode
		_	1 = 'continuous precharge'
	8	GRAN_X_SEQ_LSB	Granularity of the X sequencer clock
	9	GRAN_X_SEQ_MSB	

Table 12: List of internal registers



Register	Bit	Name	Description	
	10	BLACK	0 = normal mode	
			1 = disconnects column amplifiers from busses,	
			output of amplifier equals dark reference level	
	11	RESET ALL	0 = normal mode	
		_	1 = continuous reset of all pixels	
1 (0001)	10:0	NROF_PIXELS	Number of pixels to count (X direction).	
			Max. 2222/2 (2210 real + 12 dummy pixels).	
			Default value <10:0>: "01000000000"	
2 (0010)	11:0	NROF_LINES	Number of lines to count (Y direction).	
			Max. 3014 (3002 real + 12 dummy pixels).	
			Default value <11:0>: "101111000110"	
3 (0011)	11:0	INT_TIME	Integration time.	
			Default value <11:0>: "00000000001"	
4 (0100)	7:0	DELAY	Delay of sequencer pulses	
			<i>Default value <7:0>:"00000011"</i>	
	0:3	DELAY_PIX_VALID	Delay of PIX_VALID pulse	
	4:7	DELAY_EOL/EOF	Delay of EOL/EOF pulses	
5 (0101)	6:0	X_REG	X start position (0 to 98).	
		-	<i>Default value <6:0>:"0000000"</i>	
6 (0110)	7:0	Y_REG	Y start position (0 to 137).	
			<i>Default value <7:0>: "00000000"</i>	
7 (0111)	7:0	IMAGE CORE register	<i>Default value <7:0>:"00000000"</i>	
	1:0	TEST_mode	LSB: odd, MSB: even	
			0 = normal operation	
	4:2	X_SUBSAMPLE	sub-sampling mode in X-direction	
	7:5	Y_SUBSAMPLE	sub-sampling mode in X-direction	
8 (1000)	9:0	AMPLIFIER register	<i>Default value <9:0>: "0000010000"</i>	
	3:0	GAIN<3:0>	Output amplifier gain setting	
	4	UNITY	0 = gain setting by GAIN < 3:0>	
			1 = unity gain setting	
	5	ONE_OUT	0 = two analog outputs 1 = multiplexing to one output (out 1)	
	6	STANDBY	0 = normal operation	
	0	STANDDI	1 = amplifier in standby mode.	
	7:9	DELAY CLK AMP	Delay of pixel clock to output amplifier.	
9 (1001)	7:0	DAC_RAW_REG	Amplifier DAC raw offset.	
(1001)	7.0		Default value <7:0>:"10000000"	
10 (1010)	7:0	DAC_FINE_REG	Amplifier DAC fine offset.	
10 (1010)			<i>Default value</i> <7:0>: "10000000"	
11 (1011)	7:0	DAC DARK REG	DAC dark reference on output bus.	
× ,			Default value <7:0>: "10000000"	
12 (1100)	10:0	ADC register	Default value <10:0>: "00000000000"	
	0	STANDBY_1	0 = normal operation	
		_	1 = ADC in standby	
	1	STANDBY_2		
	2	ONE	0 = multiplexing of two ADC outputs 1 = disable multiplexing	
	3	SWITCH	if $ONE = 0$: delay of output with one	
			$(EXT_CLK = 0)$ or half $(EXT_CLK = 1)$ clock	
			cycle	
		1	if $ONE = 1$: switch between two ADCs	



Register	Bit	Name	Description	
	4	EXT_CLK	0 = internal clock (same as clock to X shift register and output amplifier) 1 = external clock	
	5			
	6:8 DELAY CLK ADC		Delay of clock to ADCs and digital multiplexe	
	9 GAMMA		0 = linear conversion 1 = 'gamma' law conversion	
10 BITINVERT 0 = no inversio		0 = no inversion of bits 1 = inversion of bits		
13 (1101)		Reserved.		
14 (1110)		Reserved.		
15 (1111)		Reserved.		

3.9.2 Detailed description of registers

3.9.2.a SEQUENCER register

3.9.2.a.1 NDR (bit 0)

In normal operation (NDR = 0), the sensor operates in double sampling mode. At the start of each row readout, the signals from the pixels are sampled, the row is reset and the signals from the pixels are sampled again. The values are subtracted in the output amplifier.

When NDR is set to 1, the sensor operates in non-destructive readout (NDR) mode (see 3.8.2).

3.9.2.a.2 NDR_mode (bit 1 and 2)

These bits only influence the operation of the sensor in case NDR (bit 0) is set to 1. There are basically two modes for non-destructive readout (mode 1 and 2). Each mode needs two different frame readouts (setting 1 and 2 for mode 1, setting 3 and 4 for mode 2). First a reset/readout sequence (called *reset_seq* hereafter) and then one or several pure readout sequences (called *read_seq* hereafter). Table 13 shows an overview of the different NDR modes.

Setting	Bits	NDR mode	sequence
1	00	1	reset
2	01	1	read
3	10	2	reset
4	11	2	read

Table 13: Overview of NDR modes.



<u>Mode 1</u>

In this mode, the sensor is readout in the same way as for non-destructive readout. However, electronic shutter control is not possible in this case, i.e. the minimal (integration) time between two readings is equal to the number of lines that has to be read out (frame read time). The row lines are clocked simultaneously (left and right clock pulses are equal).

MODE 2

In mode 2, it is possible to have a shorter integration time than the frame read time. Rows are alternating read out with the left and right pointer. These two pointers can point to two different rows (see INT_TIME register). The (integration) time between two readings of the same row is equal to the number of lines that is set in the INT_TIME register times 2 plus 1 and is minimal 1 line read time. In setting 3, the row that is read out by the left pointer is reset and read out (first Y_CLOCK), the row that is read out by the right pointer is read out without resetting (second Y_CLOCK). In setting 4, both rows are read out without resetting (on the first Y_CLOCK the row is read out by the left pointer; on the second Y_CLOCK the row is read out by the right pointer).

For both modes, the signals are read out through the same path as with destructive readout (double sampling) but the busses that are carrying the reset signals in destructive readout, are in non-destructive readout set to the voltage given by DAC_DARK.

3.9.2.a.3 Reset_black (bit 3)

If RESET_BLACK is set to 1, each line is reset before it is read out (except for the row that is read out by the right pointer in NDR mode 2). This might be useful to obtain black pixels.

3.9.2.a.4 Fast_reset (bit 4)

The fast reset option (FAST_RESET = 1) might be useful in case a camera shutter is used. The fast reset is done on a row-by-row basis, not by a global reset. A global reset means charging all the pixels at the same time, which may result in a huge peak current. Therefore, the rows can be scanned rapidly while the left and right shift registers are both controlled identically, so that the reset lines over the pixel array are driven from both sides. This reduces the reset (row blanking) time (when FAST_RESET = 1 the smallest X-granularity can be used). After the row blanking time the row is reset and Y_CLOCK can be asserted to reset the next row.



After a certain integration time, the read out can be done in a similar way. The Y shift registers are again synchronized to the first row. Both shift registers are driven identically, and all rows & columns are scanned for (destructive) readout. FAST_RESET = 1 puts the sequencer in such mode that the left and right shift registers are both controlled identically.

3.9.2.a.5 Output amplifier calibration (bit 5 and 6)

Bits FRAME_CAL_MODE and LINE_CAL_MODE define the calibration mode of the output amplifier.

During every row-blanking period, a calibration is done of the output amplifier. There are 2 calibration modes. The FAST mode (= 0) can force a calibration in one cycle but is not so accurate and suffers from kTC noise, while the SLOW mode (= 1) can only make incremental adjustments and is noise free. Approximately 200 or more "slow" calibrations will have the same effect as 1 "fast" calibration.

Different calibration modes can be set at the beginning of the frame (FRAME_CAL_MODE bit) and for every subsequent row that is read (LINE_CAL_MODE bit).

3.9.2.a.6 Continuous charge (bit 7)

For some applications it might be necessary to use continuous charging of the pixel columns instead of a precharge on every row sample operation.

Setting bit CONT_CHARGE to 1 will activate this function. The resistor connected to pin CMD COL is used to control the current level on every pixel column.

3.9.2.a.7 Internal clock granularities

The system clock is divided several times on chip.

The X-shift-register that controls the column/pixel read out, is clocked by half the system clock rate. Odd and even pixel columns are switched to 2 separate buses. In the output amplifier the pixel signals on the 2 busses can be combined to one pixel stream at 40 MHz.

The clock that drives the X-sequencer can be a multiple of 2, 4, 8 or 16 times the system clock. Table 14 shows the settings for the granularity of the X-sequencer clock and the corresponding row blanking time (for NDR = 0). A row blanking time of 7.18 μ s is the baseline for almost all applications.

Table 14: Granularity of X-sequencer clock and corresponding row blanking time (for NDR = 0).

Gran_x_seq_msb/lsb	X-sequencer	Row blanking	Row blanking time
00	2 x sys_clock	142 x T _{SYS_CLOCK}	3.55

01	4 x sys_clock	282 x T _{SYS_CLOCK}	7.05
10	8 x sys_clock	562 x T _{SYS_CLOCK}	14.05
11	16 x sys_clock	1122 x	28.05

3.9.2.a.8 Black (bit 10)

In case BLACK is set to 1, the internal black signal will be held high continuously. As a consequence, the column amplifiers are disconnected from the busses, the busses are set to the voltage given by DAC_DARK and the output of the amplifier equals the voltages from the offset DACs.

3.9.2.a.9 Reset_all (bit 11)

In case RESET_ALL is set to 1, all the pixels are simultaneously put in a 'reset' state. In this state, the pixels behave logarithmically with light intensity. If this state is combined with one of the NDR modes, the sensor can be used in a non-integrating, logarithmic mode with high dynamic range.

3.9.2.b NROF_PIXELS register

After the internal X_SYNC is generated (start of the pixel readout of a particular row), the PIXEL_VALID signal goes high. The PIXEL_VALID signal goes low when the pixel counter reaches the value loaded in the NROF_PIXEL register and an EOL pulse is generated. Due to the fact that 2 pixels are addressed at each internal clock cycle the amount of pixels read out in one row = $2*(NROF_PIXEL + 1)$.

3.9.2.c NROF_LINES register

After the internal YL_SYNC is generated (start of the frame readout with Y_START), the line counter increases with each Y_CLOCK pulse until it reaches the value loaded in the NROF_LINES register and an EOF pulse is generated. In NDR mode 2, the line counter increments only every two Y_CLOCK pulses and the EOF pulse shows up only after the readout of the row indicated by the right shift register.

3.9.2.d INT_TIME register

When the Y_START pulse is applied (start of the frame readout), the sequencer will generate the YL_SYNC pulse for the left Y-shift register. This loads the left Y-shift register with the pointer loaded in Y_REG register. At each Y_CLOCK pulse, the pointer shifts to the next row and the integration time counter increases (increment only every two Y_CLOCK pulses in NDR mode 2) until it reaches the value loaded in the INT_TIME register. At that moment, the YR_SYNC pulse for the right Y-shift register is generated which loads the right Y-shift register with the pointer loaded in Y_REG register (Figure 18).




Figure 18: Syncing of the Y-shift registers.

T_{reg_int} Difference between left and right pointer = integration counter until value "n" of INT_TIME register is reached = INT_TIME register.

In case of NDR = 0, the actual integration time T_{int} is given by

 T_{int} Integration time [# lines] = NROF_LINES register - INT_TIME register + 1

In case of NDR = 1, NDR mode 1, the time T_{int} between two readings of the same row is given by

T_{int} Integration time [# lines] = NROF_LINES register + 1

In case of NDR = 1, NDR mode 2, the times T_{int1} and T_{int2} between two readings of the same row (alternatingly) are given by

 T_{int1} Integration time [# lines] = 2 * INT_TIME register + 1

 $\begin{array}{l} \textbf{T_{int2}} \quad \text{Integration time [\# lines]} \\ \quad = 2 * (\text{NROF}_\text{LINES register} + 1) - (2 * \text{INT}_\text{TIME register} + 1) \end{array}$

3.9.2.e DELAY register

The DELAY register can be used to delay the PIXEL_VALID pulse (bits 0:3) and the EOL/EOF pulses (bits 4:7) to synchronize them to the real pixel values at the analog output or the ADC output (which give additional delays depending on their settings). The bit settings and corresponding delay is indicated in Table 15.

bits	Delay [# SYS_CLOCK periods]	bits	Delay [# SYS_CLOCK periods]
0000	0	1000	6
0001	0	1001	7
0010	0	1010	8
0011	1	1011	9
0100	2	1100	10
0101	3	1101	11

 Table 15: Delay added by changing the settings of the DELAY register



bits	Delay [# SYS_CLOCK periods]	bits	Delay [# SYS_CLOCK periods]
0110	4	1110	12
0111	5	1111	13

3.9.2.f X_REG register

The X_REG register determines the start position of the window in the X-direction. In this direction, there are 2208 + 2 + 12 readable pixels. In the active pixel array sub-sampling blocks are 24 pixels wide and the columns are read two by two and therefore, the number of start positions equals 2208/24 + 2/2 + 12/2 = 92 + 1 + 6 = 99.

3.9.2.g Y_REG register

The Y_REG register determines the start position of the window in the Y-direction. In this direction, there are 3000 + 2 + 12 readable pixels. In the active pixel array sub-sampling blocks are 24 pixels wide and the rows are read one by one and therefore, the number of start positions equals 3000/24 + 2/2 + 12 = 125 + 1 + 12 = 138.

3.9.2.h IMAGE_CORE register

Bits 0:1 of the IMAGE_CORE register defines the several test modes of the image core. Setting 00 is the default and normal operation mode. In case the bit is set to 1, the odd (bit 0) or even (bit 1) columns are tight to VDD. These test modes can be used to tune the sampling point of the ADC's to an optimal position.

Bits 2:7 of the IMAGE_CORE register define the sub-sampling mode in the X-direction (bits 2:4) and in the Y-direction (bits 5:7). The sub-sampling modes and corresponding bit setting are given in 3.6.

3.9.2.i AMPLIFIER register

3.9.2.i.1 Gain (bits 0:3)

The gain bits determine the gain setting of the output amplifier. They are only effective if UNITY = 0. The gains and corresponding bit setting are given in Table 8 in 3.5.2.

3.9.2.i.2 Unity (bit 4)

In case UNITY = 1, the gain setting of GAIN is bypassed and the gain amplifier is put in unity feedback.

3.9.2.i.3 One_out

If $ONE_OUT = 0$, the two output amplifiers are active. If $ONE_OUT = 1$, the signals from the two busses are multiplexed to output OUT1. The gain amplifier and output driver of the second path are put in standby.



3.9.2.i.4 Standby

If STANDBY = 1, the complete output amplifier is put in standby (this reduces the power consumption significantly)

3.9.2.i.5 Delay_clk_amp

The clock that acts on the output amplifier can be delayed to compensate for any delay that is introduced in the path from shift register, column selection logic, column amplifier and busses to the output amplifier. Setting '000' is used as a baseline.

Table 16: Delay added by changing the settings of the DELAY_CLK_AMP bits
--

bits	Delay [ns]	bits	Delay [ns]
000	1.7	100	Inversion $+$ 8.3
001	2.9	101	Inversion + 9.7
010	4.3	110	Inversion + 11.1
011	6.1	111	Inversion + 12.3

3.9.2.j DAC_RAW_REG and DAC_FINE_REG register

These registers determine the black reference level at the output of the output amplifier. Bit setting 11111111 for DAC_RAW_REG register gives the highest offset voltage; bit setting 00000000 for DAC_RAW_REG register gives the lowest offset voltage. Ideally, if the two output paths have no offset mismatch, the DAC_FINE_REG register must be set to 10000000. Deviation from this value can be used to compensate the internal mismatch (see 3.5.4).

3.9.2.k DAC_RAW_DARK register

This register determines the voltage level that is put on the internal busses during calibration of the output stage. This voltage level is also continuously put on the reset busses in case of non-destructive readout (as a reset level for the double sampling FPN correction).

3.9.2.1 ADC register

3.9.2.1.1 Standby_1 and standby_2

In case only one or none of the ADCs is used, the other or both ADCs can be put in standby by setting the bit to 1 (this reduces the power consumption significantly).

3.9.2.1.2 One

In case OUT1 and OUT2 are both used and connected to ADC_IN1 and ADC_IN2 respectively, ONE must be 0 to use both ADCs and to multiplex their output to ADC D < 9:0>. If ONE = 1, the multiplexing is disabled.



3.9.2.1.3 Switch

In case the two ADCs are used (ONE = 0) and internal pixel clock ($EXT_{CLK} = 0$), the ADC output is delayed with one system clock cycle if SWITCH = 1. In case the two ADCs are used (ONE = 0) and an external ADC clock ($EXT_{CLK} = 1$) is applied, the ADC output is delayed with half ADC clock cycle if SWITCH = 1.

In case only one ADC is used, the digital multiplexing is disabled by ONE = 1, but SWITCH selects which ADC output is on ADC_D<9:0> (SWITCH = 0: ADC_1, SWITCH = 1: ADC_2).

3.9.2.1.4 Ext_clk

In case $EXT_{CLK} = 0$, the internal pixel clock (that drives the X-shift registers and output amplifier, i.e. half the system clock) is used as input for the ADC clock. In case $EXT_{CLK} = 1$, an external clock must be applied to pin ADC_CLK_EXT (pin 46).

3.9.2.1.5 Tristate

In case TRISTATE = 1, the ADC_D<9:0> outputs are in tri-state mode.

3.9.2.1.6 Delay_clk_adc

The clock that finally acts on the ADCs can be delayed to compensate for any delay that is introduced in the path from the analog outputs to the input stage of the ADCs. The same settings apply as for the delay that can be given to the clock acting on the output amplifier (see Table 16). The best setting will also depend on the delay of the output amplifier clock and the load of the output amplifier. It must be used to optimize the sampling moment of the ADCs with respect to the analog pixel input signals. Setting '000' is used as a baseline.

3.9.2.1.7 Gamma

If GAMMA is set to 0, the ADC input to output conversion is linear, otherwise the conversion follows a 'gamma' law (more contrast in dark parts of the window, lower contrast in the bright parts).

3.9.2.1.8 Bitinvert

If BITINVERT = 0, 0000000000 is the conversion of the lowest possible input voltage, otherwise the bits are inverted.

3.9.3 Serial to Parallel interface

To upload the sequencer registers a dedicated serial to parallel interface (SPI) is implemented. 16 bits (4 address bits + 12 data bits) must be uploaded serially. The address must be uploaded first (MSB first), then the data (also MSB first).



The elementary unit cell is shown in Figure 18. 16 of these cells connected in series, having a common SPI_CLK form the entire uploadable parameter block, where Dout of one cell is connected to SPI_DATA of the next cell (max. speed 20 MHz). The uploaded settings on the address/data bus are loaded into the correct register of the sensor on the rising edge of signal REG_CLOCK and become effective immediately.




Figure 19: Schematic and timing of the SPI interface



4 Timing diagrams

4.1 Sequencer control signals

There are 3 control signals that operate the image sensor:

- Sys_clock
- Y CLOCK
- Y_START

These control signals should be generated by the external system with following time constraints to SYS_CLOCK (rising edge = active edge):

- $T_{SETUP} > 7.5$ ns.
- $T_{HOLD} > 7.5$ ns.

It is important that these signals are free of any glitches.




Figure 20: Relative timing of the 3 sequencer control signals

Figure 21 shows the recommended schematic for generating the control signals and to avoid any timing problems.




Figure 21: Recommended schematic for generating control signals

4.2 Basic frame and line timing

The basic frame and line timing of the IBIS4-6600 sensor is shown in Figure 21.






Figure 22: Basic frame and line timing.

The pulse width of Y_CLOCK should be minimum 1 clock cycle and 3 clock cycles for Y_{START} . As long as Y_CLOCK is applied, the sequencer stays in a suspended state.

- T_1 Row blanking time: During this period, the X-sequencer generates the control signals to sample the pixel signal and pixel reset levels, and start the readout of one line. It depends on the granularity of the X-sequencer clock (see Table 14).
- T₂ Pixels counted by pixel counter until the value of NROF_PIXELS register is reached. PIXEL_VALID goes high when the internal X_SYNC signal is generated, in other words when the readout of the pixels is started. PIXEL_VALID goes low when the pixel counter reaches the value loaded in the NROF_PIXELS register. EOL goes high SYS_CLOCK cycle after the falling edge of PIXEL_VALID.
- **T**₃ EOF goes high when the line counter reaches the value loaded in the NROF_LINES register and the line is read (PIXEL_VALID goes low).

Both EOF and EOL can be tied to Y_START (EOF) and Y_CLOCK (EOL) if both signals are delayed with at least 2 SYS_CLOCK periods to let the sensor run in a fully automatic way.

4.3 Pixel output timing

4.3.1 Two outputs

The pixel signal at the OUT1 (OUT2) output becomes valid after 4 SYS_CLOCK cycles when the internal X_SYNC (= start of PIXEL_VALID output) has appeared (see Figure



22). The PIXEL_VALID and EOL / EOF pulses can be delayed by the user through the DELAY register.

- T₁ Row blanking time (see Table 14)
- T₂ 4 SYS_CLOCK cycles.





Figure 23: Pixel output timing (two outputs).

4.3.2 Multiplexing to one output

The pixel signal at the OUT1 output becomes valid after 5 SYS_CLOCK cycles when the internal X_SYNC (= start of PIXEL_VALID output) has appeared (see Figure 23). The PIXEL_VALID and EOL / EOF pulses can be delayed by the user through the DELAY register.

- T₁ Row blanking time
- T₂ 5 SYS_CLOCK cycles.





4.3.3 ADC timing

4.3.3.a Two analog outputs




Figure 25: ADC timing using two analog outputs

Figure 25 shows the timing of the ADC using two analog outputs. Internally, the ADCs sample on the falling edge of the ADC_CLOCK (in case of internal clock, the clock is half the SYS_CLOCK).

T₁ Each ADC has a pipeline delay of 2 ADC_CLOCK cycles. This results in a total pipeline delay of 4 pixels.

4.3.3.b One analog output




Figure 26: ADC timing with using analog output

Figure 26 shows the timing of the ADC using one analog output. Internally, the ADC samples on the falling edge of the ADC_CLOCK.

T₁ The ADC has a pipeline delay of 2 ADC_CLOCK cycles.



5 Pin list

Table 17 is a list of all the pins and their function. In total, there are 68 pins. All pins with the same name can be connected together.

Pin	Pin name	Pin type	Expected Voltage [V]	Pin description
1	CMD_COL_CTU	Input	0	Biasing of columns (ctu). Decouple with 100 nF to GNDA.
2	CMD_COL	Input	1.08	Biasing of columns. Connect to VDDA with $R = 10 \text{ k}\Omega$ and decouple to GNDA with $C = 100 \text{ nF}$.
3	CMD_COLAMP	Input	0.66	Biasing of column amplifiers. Connect to VDDA with R = 100 k Ω and decouple to GNDA with C = 100 nF.
4	CMD_COLAMP_CTU	Input	0.37	Biasing of column amplifiers. Connect to VDDA with $R = 10 M\Omega$ and decouple to GNDA with $C = 100 nF$.
5	RCAL_DAC_DARK	Input	1.27 @ code 128 DAC_DARK reg	Biasing of DAC for dark reference. Can be used to set output range of DAC. Default: decouple to GNDA with C = 100 nF.
6	RCAL_DAC_OUT	Input	0	Biasing of DAC for output dark level. Can be used to set output range of DAC. Default: connect to GNDA.
7	VDDA	Power	2.5	VDD of analog part [2.5 V].
8	GNDA	Power	0	GND (&substrate) of analog part.
9	VDDD	Power	2.5	VDD of digital part [2.5 V].
10	GNDD	Power	0	GND (&substrate) of digital part.
11	CMD_OUT_1	Input	0.78	Biasing of first stage output amplifiers. Connect to VDDAMP with $R = 50 \text{ k}\Omega$ and decouple to GNDAMP with $C =$ 100 nF.
12	CMD_OUT_2	Input	0.97	Biasing of second stage output amplifiers. Connect to VDDAMP with $R = 25 \text{ k}\Omega$ and decouple to GNDAMP with $C = 100 \text{ nF}$.
	CMD_OUT_3	Input	0.67	Biasing of third stage output amplifiers. Connect to VDDAMP with $R = 100 \text{ k}\Omega$ and decouple to GNDAMP with $C =$ 100 nF.
14	SPI_CLK	Input	-	Clock of digital parameter upload. Shifts on rising edge.
15	SPI_DATA	Input	-	Serial address and data input. 16 bit word. Address first. MSB first.
16	VDDAMP	Power	2.5	VDD of analog output [2.5 V] (Can be connected to VDDA).

Table 17: Pin list



		Pin	Expected	
Pin	Pin name		Voltage [V]	Pin description
		type	voltage [v]	Biasing of first stage ADC. Connect to
		. .		VDDA ADC with $R = 50 \text{ k}\Omega$ and
17	CMD_FS_ADC	Input	0.73	decouple to GNDA ADC with $C = 100$
				nF.
				Biasing of second stage ADC. Connect
18	CMD_SS_ADC	Input	0.73	to VDDA_ADC with $R = 50 \text{ k}\Omega$ and
				decouple to GNDA_ADC.
				Biasing of input stage ADC. Connect to
19	CMD AMP ADC	input	0.59	VDDA_ADC with $R = 180 \text{ k}\Omega$ and
		1		decouple to GNDA_ADC with $C = 100$
20	GNDAMP	Ground	0	nF. GND (&substrate) of analog output.
20	GIUDAIMI	Orounu	Black level: 1	GND (@substrate) of analog output.
	0.71774		@ code 190	
21	OUT1	Output	DAC RAW reg.	Analog output 1.
			_ 0	
22	ADC_IN1	Input	See OUT1.	Analog input ADC 1.
23	VDDAMP	Power	2.5	VDD of analog output [2.5 V] (Can be
		1000		connected to VDDA).
24	OUT2		Black level: 1	
	OUT2	Output	@ code 190 DAC_RAW reg.	Analog output 2.
25	ADC IN2	Input	See OUT2.	Analog input ADC 2.
26	VDDD	Power	2.5	VDD of digital part [2.5 V].
27	GNDD	Power	0	GND (&substrate) of digital part.
28	GNDA	Power	0	GND (&substrate) of analog part.
29	VDDA	Power	2.5	VDD of analog part [2.5 V].
				Register clock. Data on internal bus is
30	REG_CLOCK	Input		copied to corresponding registers on
		-		rising edge.
31	SYS_CLOCK	Input	-	System clock defining the pixel rate.
<u>32</u> 33	SYS_RESET Y_CLK	Input	-	Global system reset. Line clock.
33	Y START	Input Input	-	Start frame readout.
35	GNDD ADC	Power	0	GND (&substrate) of digital part ADC.
36	VDDD ADC	Power	2.5	VDD of digital part [2.5 V] ADC.
37	GNDA ADC	Power	0	GND (&substrate) of analog part.
38	VDDA_ADC	Power	2.5	VDD of analog part [2.5 V].
				ADC high reference voltage (e.g.
39	VHIGH ADC	Input	2.37	connect to VDDA_ADC with $R = 144$
57	, mon_noc	Input	2.57	Ω and decouple to GNDA_ADC with C
				= 100 nF.
				ADC low reference voltage (e.g. ADC with $B = 50.0$
40	VLOW_ADC	Input	0.59	connect to GNDA_ADC with R = 59 Ω and decouple to GNDA_ADC with C =
				100 nF.
41	GNDA_ADC	Power	0	GND (&substrate) of analog part.
42	VDDA ADC	Power	2.5	VDD of analog part [2.5 V].
43	GNDD ADC	Power	0	GND (&substrate) of digital part ADC.
44	VDDD ADC	Power	2.5	VDD of digital part [2.5 V] ADC.
44	VDDD_ADC	Power	2.5	VDD of digital part [2.5 V] ADC.



Pin	Pin name	Pin type	Expected Voltage [V]	Pin description
45	VDD_RESET_DS	Power	2.5 (for no dual slope)	Variable reset voltage (dual slope).
46	ADC_CLK_EXT	Input	-	External ADC clock.
47	EOL	Output	-	Diagnostic end of line signal (produced by sequencer), can be used as Y_CLK.
48	EOF	Output	-	Diagnostic end of frame signal (produced by sequencer), can be used as Y_START.
49	PIX_VALID	Output	-	Diagnostic signal. High during pixel readout.
50	ТЕМР	Output	-	Temperature measurement. Output voltage varies linearly with temperature.
51	ADC_D<9>	Output	-	ADC data output (MSB).
52	VDD_PIX	Power	2.5	VDD of pixel core [2.5 V].
53	GND_AB	Power	0	Anti-blooming ground. Set to 1 V for improved anti-blooming behavior.
54	ADC_D<8>	Output	-	ADC data output.
55	ADC_D<7>	Output	-	ADC data output.
56	ADC_D<6>	Output	-	ADC data output.
57	ADC_D<5>	Output	-	ADC data output.
58	ADC_D<4>	Output	-	ADC data output.
59	ADC_D<3>	Output	-	ADC data output.
60	VDD_RESET	Power	2.5	Reset voltage [2.5 V]. Highest voltage to the chip. 3.3 V for extended dynamic range or 'hard reset'.
61	ADC_D<2>	Output	-	ADC data output.
62	ADC_D<1>	Output	-	ADC data output.
63	ADC_D<0>	Output	-	ADC data output (LSB).
64	BS_RESET	Input	-	Boundary scan (allows debugging of internal nodes): reset.
65	BS_CLOCK	Input	-	Boundary scan (allows debugging of internal nodes): clock.
66	BS_DIN	Input	-	Boundary scan (allows debugging of internal nodes): in.
67	BS_BUS	Output	-	Boundary scan (allows debugging of internal nodes): bus.
68	CMD_DEC	Input	0.74	Biasing of X and Y decoder. Connect to VDDD with $R = 50 \text{ k}\Omega$ and decouple to GNDD with $C = 100 \text{ nF}$.

Note on power-on behavior

At power-on, the chip is in an undefined state. It is advised that the power-on is accompanied by the assertion of the SYS_CLOCK and a SYS_RESET pulse that puts all internal registers in their default state (all bits are set to 0). The X-shift registers are in a defined state after the first X_SYNC which occurs a few microseconds after the first Y_START and Y_CLOCK pulse. Prior to this X_SYNC, the chip may draw more current from the analog power supply VDDA. It is therefore favorable to have separate analog



and digital supplies. The current spike (if there will be any) may also be avoided by a slower ramp-up of the analog power supply or by disconnecting the resistor on pin 3 (CMD_COLAMP) at start-up.



6 Pad positioning and packaging

6.1 Bare die

The IBIS4-6600 image sensor has 68 pins, 17 pins on each side. The die size from pad-edge to pad-edge (without scribe-line) is

9120.10 μ m (X) by 11960.10 μ m (Y) Scribe lines will take about 100 to 150 μ m extra on each side.

Pin 1 is located in the middle of the left side, indicated by a "1" on the layout. A logo and some identification tags can be found on the lower right of the die (see Figure 25).




Figure 27: Layout of the IBIS4-6600 sensor



6.2 Bonding pads

The pad size is 100 µm by 100 µm.

Every pin has double bonding pads, one for bonding, the other for wafer probing:

- Horizontal pads on the top and bottom:
 - o Horizontal pitch is 537.5 μm.
 - Left pad for wafer probing on the bottom, right pad on the top.
 - Right pad for bonding on the bottom, left pad on the top.
- Vertical pads on the left and the right:
 - \circ Vertical pitch is 715 μ m.
 - Upper pad is for wafer probing on the right, lower pad on the left.
 - Lower pad is for bonding on the right, upper pad on the left.

The origin of all coordinates in the tables is located in the centre of the pad at pin location 1. The distance between the centre of the probe pad and the centre of the bonding pad of the same pin equals $120 \,\mu m$.

6.2.1 Probe pad positions

Table 18 shows the position of the pads for wafer probing.

	Probe pad							
Pin	X (μm)	Υ (μm)	Pin	X (μm)	Υ (μm)			
1	0	0	35	9010.1	-120			
2	0	-715	36	9010.1	595			
3	0	-1430	37	9010.1	1310			
4	0	-2145	38	9010.1	2025			
5	0	-2860	39	9010.1	2740			
6	0	-3575	40	9010.1	3455			
7	0	-4290	41	9010.1	4170			
8	0	-5005	42	9010.1	4885			
9	0	-5720	43	9010.1	5600			
10	145.05	-5985.05	44	8865.05	5865.05			
11	682.55	-5985.05	45	8327.55	5865.05			
12	1220.05	-5985.05	46	7790.05	5865.05			
13	1757.55	-5985.05	47	7252.55	5865.05			
14	2295.05	-5985.05	48	6715.05	5865.05			
15	2832.55	-5985.05	49	6177.55	5865.05			
16	3370.05	-5985.05	50	5640.05	5865.05			
17	3907.55	-5985.05	51	5102.55	5865.05			
18	4445.05	-5985.05	52	4565.05	5865.05			
19	4982.55	-5985.05	53	4027.55	5865.05			
20	5520.05	-5985.05	54	3490.05	5865.05			

Table 18: Probe pad positions



	Probe pad							
Pin	X (μm)	Y (μm)	Pin	X (μm)	Y (μm)			
21	6057.55	-5985.05	55	2952.55	5865.05			
22	6595.05	-5985.05	56	2415.05	5865.05			
23	7132.55	-5985.05	57	1877.55	5865.05			
24	7670.05	-5985.05	58	1340.05	5865.05			
25	8207.55	-5985.05	59	802.55	5865.05			
26	8745.05	-5985.05	60	265.05	5865.05			
27	9010.1	-5840	61	0	5720			
28	9010.1	-5125	62	0	5005			
29	9010.1	-4410	63	0	4290			
30	9010.1	-3695	64	0	3575			
31	9010.1	-2980	65	0	2860			
32	9010.1	-2265	66	0	2145			
33	9010.1	-1550	67	0	1430			
34	9010.1	-835	68	0	715			

6.2.2 Bonding pad positions

Table 199 shows the position of the pads for bonding.

	Bonding pad							
Pin	X (μm)	Υ (μm)	Pin	X (μm)	Υ (μm)			
1	0	0	35	9010.1	120			
2	0	-715	36	9010.1	835			
3	0	-1430	37	9010.1	1550			
4	0	-2145	38	9010.1	2265			
5	0	-2860	39	9010.1	2980			
6	0	-3575	40	9010.1	3695			
7	0	-4290	41	9010.1	4410			
8	0	-5005	42	9010.1	5125			
9	0	-5720	43	9010.1	5840			
10	265.05	-5865.05	44	8745.05	5985.05			
11	802.55	-5865.05	45	8207.55	5985.05			
12	1340.05	-5865.05	46	7670.05	5985.05			
13	1877.55	-5865.05	47	7132.55	5985.05			
14	2415.05	-5865.05	48	6595.05	5985.05			
15	2952.55	-5865.05	49	6057.55	5985.05			
16	3490.05	-5865.05	50	5520.05	5985.05			
17	4027.55	-5865.05	51	4982.55	5985.05			
18	4565.05	-5865.05	52	4445.05	5985.05			
19	5102.55	-5865.05	53	3907.55	5985.05			
20	5640.05	-5865.05	54	3370.05	5985.05			
21	6177.55	-5865.05	55	2832.55	5985.05			
22	6715.05	-5865.05	56	2295.05	5985.05			
23	7252.55	-5865.05	57	1757.55	5985.05			
24	7790.05	-5865.05	58	1220.05	5985.05			
25	8327.55	-5865.05	59	682.55	5985.05			

Table 19: Bonding pad positions



	Bonding pad							
Pin	X (μm)	Y (μm)	Pin	X (μm)	Y (μm)			
26	8865.05	-5865.05	60	145.05	5985.05			
27	9010.1	-5600	61	0	5720			
28	9010.1	-4885	62	0	5005			
29	9010.1	-4170	63	0	4290			
30	9010.1	-3455	64	0	3575			
31	9010.1	-2740	65	0	2860			
32	9010.1	-2025	66	0	2145			
33	9010.1	-1310	67	0	1430			
34	9010.1	-595	68	0	715			



6.3 Package drawing

6.3.1 Technical drawing of the 68-pins LCC package




Figure 28: Top view (all dimensions in inch).




Figure 29: Side view (all dimensions in inch).

			(inch)			(mm)	
Dimension	Description	Min	Тур	Max	Min	Тур	Max
Α	Glass (thickness)	0.037	0.039	0.041	0.950	1.000	1.050
В	Die – Si (thickness)		0.029			0.740	
C	Die attach-bondline (thickness)	0.002	0.004	0.006	0.030	0.060	0.090
D	Glass attach-bondline	0.002	0.004	0.006	0.030	0.070	0.110
	(thickness)						
E	Imager to lid-outer surface		0.081			2.048	
F	Imager to lid-inner surface		0.039			0.978	
G	Imager to seating plane of pkg		0.061			1.562	

Table 20: Side view dimensions.




Figure 30: Side view dimensions.







Figure 31: Back view (all dimensions in inch).





6.3.2 Bonding of the IBIS4-6600 sensor in the 68-pins LCC package

Figure 32. Bonding scheme.

The middle of the die corresponds with the middle of the package cavity (\pm 50 µm).

Pixel 0,0 is located at x = -4023 um , y = -4806 um (mechanical centre of the die/package is x = 0, y = 0).



6.4 Glass lid specifications

6.4.1 Color sensor

A STD-1 glass lid will be used as NIR cut-off filter on top of the IBIS4-6600-C color image sensor. Figure 26 shows the transmission characteristics of the STD-1 glass lid.




Figure 33: Transmission characteristics of the S8612 glass used as NIR cut-off filter.



6.4.2 Monochrome sensor

A D263 glass will be used as protection glass lid on top of the IBIS4-6600 monochrome sensors. The refraction index of the D263 glass lid is 1.52. Figure 33 shows the transmission characteristics of the D263 glass.




Figure 34: Transmission characteristics of the D263 glass lid.

Cypress Semiconductor Corporation3901 North First StreetSan Jose, CA 95134408-943-2600Contact: info@Fillfactory.comDocument #: 38-05708 Rev.**(Revision 1.3)Page 56 of 63



7 Boundary scan test structures

Table 20 summarizes the pins that can be used to scan through internal nodes. In case testing is not needed, these pins can be left floating.

	Boundary scan pins					
64	BS_RESET	input	Boundary scan: reset			
65	BS_CLOCK	input	Boundary scan: clock			
66	BS_DIN	input	Boundary scan: in			
67	BS_BUS	output	Boundary scan: bus			

Table 21: Boundary scan pins

The following signals can be connected to the bus (make sure to have only one 1 in the scan registers at any time) (see Table 220).

		Inte	rnal signals	.	
1	eos_yl_shift	16	sub_y<3>	31	data<3>
2	clk_x_seq	17	sub_y<4>	32	data<2>
3	sync_x_seq	18	sub_y<5>	33	data<1>
4	clk_y_seq	19	address<3>	34	data<0>
5	sync_yl_seq	20	address<2>	35	eos_yr_shift
6	reset_seq	21	address<1>	36	eos_x_shift
7	tri_l_seq	22	address<0>	37	sync_yr_shift
8	select_seq	23	data<11>	38	tri_r_seq
9	sub_x<1>	24	data<10>	39	cal_seq
10	sub_x<2>	25	data<9>	40	slowfast_seq
11	sub_x<3>	26	data<8>	41	black_seq
12	sub_x<4>	27	data<7>	42	precharge_seq
13	sub_x<5>	28	data<6>	43	sample_S_seq
14	sub_y<1>	29	data<5>	44	sample_R_seq
15	sub_y<2>	30	data<4>		

Table 22: Internal signals that can be connected to the boundary scan bus.



8 Storage and handling

8.1 Storage conditions

Description	Minimum	Maximum	Units	Conditions
Temperature	-10	66	°C	@ 15% RH
Temperature	-10	38	°C	@ 86% RH

Note: RH = Relative Humidity

8.2 Handling and solder precautions

Special care should be given when soldering image sensors with color filter arrays (RGB color filters), onto a circuit board, since color filters are sensitive to high temperatures. Prolonged heating at elevated temperatures may result in deterioration of the performance of the sensor. The following recommendations are made to ensure that sensor performance is not compromised during end-users' assembly processes.

Board Assembly:

Device placement onto boards should be done in accordance with strict ESD controls for Class 0, JESD22 Human Body Model, and Class A, JESD22 Machine Model devices. Assembly operators should always wear all designated and approved grounding equipment; grounded wrist straps at ESD protected workstations are recommended including the use of ionized blowers. All tools should be ESD protected.

Manual Soldering:

When a soldering iron is used the following conditions should be observed:

- Use a soldering iron with temperature control at the tip.
- The soldering iron tip temperature should not exceed 350°C.
- The soldering period for each pin should be less than 5 seconds.

Reflow Soldering:

Figure 34 shows the maximum recommended thermal profile for a reflow soldering system. If the temperature/time profile exceeds these recommendations damage to the image sensor may occur.




Figure 35: Reflow soldering temperature profile

Precautions and cleaning:

Avoid spilling solder flux on the cover glass; bare glass and particularly glass with antireflection filters may be adversely affected by the flux. Avoid mechanical or particulate damage to the cover glass.

It is recommended that isopropyl alcohol (IPA) is used as a solvent for cleaning the image sensor glass lid. When using other solvents, it should be confirmed beforehand whether the solvent will dissolve the package and/or the glass lid or not.



9 Ordering Information

Table 23: FillFactory and Cypress part numbers

FillFactory Part Number	Cypress Semiconductor Part Number
IBIS4-6600-M-1	CYII4SM6600AA-HBC – Preliminary
IBIS4-6600-M-2	CYII4SM6600AA-QBC – Preliminary
IBIS4-6600-C-1	CYII4SC6600AA-HAC – Preliminary
IBIS4-6600-C-2	CYII4SC6600AA-QAC – Preliminary



Disclaimer

The IBIS4-6600 sensor is only to be used for non-low vision aid applications. A strict exclusivity agreement prevents us to sell the IBIS4-6600 sensor to customers who intend to use it for the above specified applications.

FillFactory image sensors are only warranted to meet the specifications as described in the production data sheet. FillFactory reserves the right to change any information contained herein without notice.

Please contact info@FillFactory.com for more information.

No.	Date	Description of revision		
1.0	18-Dec-03	Origination.		
1.1	25-Mar-04	1.3 Part numbers updated.		
		2.2.1 Fill factor and dark current value updated.		
		2.2.2 The QE is thus sentence updated.		
		2.4.3 DC electrical conditions updated.		
		6.3.1 Package drawings updated.		
		8.2 Reflow soldering recommendations added.		
		Figure 20, 22, 23, 23 and 24 redrawn.		
1.2	16-Sep-04	3.2.3 Color filter response updated.		
		3.4 Minimum step size X-direction is 24.		
		3.9.1 Internal sequencer. Default values added.		
		4.2 Both EOL and EOF can be sentence updated.		
		4.3.1 Figure 23 updated.		
		4.3.3 ADC timing updated.		
		5 Pin list. Description of pin 1 updated.		
		6.4 Refraction index of cover glass lids added.		
		6.4.1 Response curve of color cover glass lid updated.		
		8.2 Reflow soldering: note deleted.		
1.3	04-Jan-05	Added Cypress equivalent part number, orderin		
		information.		
		Restricted use information added in disclaimer.		
		Added Cypress Document # 38-05708 Rev ** in the		
		document footer.		

Revision changes



APPENDIX A: IBIS4 Evaluation Kit

For evaluating purposes an IBIS4 evaluation kit is available.

The IBIS4 evaluation kit consists of a multifunctional digital board (memory, sequencer and IEEE 1394 Fire Wire interface) and an analog image sensor board.

Visual Basic software (under Win 2000 or XP) allows the grabbing and display of images and movies from the sensor. All acquired images and movies can be stored in different file formats (8 or 16-bit). All setting can be adjusted on the fly to evaluate the sensors specs. Default register values can be loaded to start the software in a desired state.



Figure 36: Content of the IBIS4 evaluation kit

Please contact Fillfactory (<u>info@Fillfactory.com</u>) if you want any more information on the evaluation kit.



Document History Page

Document Title: IBIS4-6600 High Resolution 6.6MPixel Rolling Shutter CMOS Image Sensor Document Number: 38-05708

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	310213	See ECN	SIL	Initial
				Cypress
				release

(EOD)