

March 1997

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Fast Access Time 70/85ns Max
- Low Standby Current.....50 μ A Max
- Low Operating Current 50mA Max
- Data Retention at 2.0V.....20 μ A Max
- TTL Compatible Inputs and Outputs
- JEDEC Approved Pinout
- No Clocks or Strobes Required
- Temperature Range.....+55°C to +125°C
- Gated Inputs-No Pull-Up or Pull-Down Resistors Required
- Equal Cycle and Access Time
- Single 5V Supply

Description

The HM-65262/883 is a CMOS 16384 x 1-bit Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle times and ease of use. The HM-65262/883 is available in both JEDEC Standard 20 pin, 0.300 inch wide CERDIP and 20 pad CLCC packages, providing high board-level packing density. Gated inputs lower standby current, and also eliminate the need for pull-up or pull-down resistors.


The HM-65262/883, a full CMOS RAM, utilizes an array of six transistor (6T) memory cells for the most stable and lowest possible standby supply current over the full military temperature range. In addition to this, the high stability of the 6T RAM cell provides excellent protection against soft errors due to noise and alpha particles. This stability also improves the radiation tolerance of the RAM over that of four transistor (4T) devices.

Ordering Information


70ns/20 μ A	85ns/20 μ A	85ns/400 μ A	TEMP. RANGE	PACKAGE	PKG. NO.
-	HM1-65262/883	-	-55°C to +125°C	CERDIP	F20.3
HM4-65262B/883	HM4-65262/883	-	-55°C to +125°C	CLCC	J20.C

Pinouts

HM1-65262/883 (CERDIP)
TOP VIEW




HM-65262 (CLCC)
TOP VIEW



A0 - A13	Address Input
\bar{E}	Chip Enable/Power Down
Q	Data Out
D	Data In
VSS/GND	Ground
VCC	Power (+5)
\bar{W}	Write Enable

Functional Diagram



HM-65262/883

Absolute Maximum Ratings

Supply Voltage +7.0V
 Input or Output Voltage Applied for all Grades -0.3V to VCC +0.3V
 Typical Derating Factor 5mA/MHz Increase in ICCOP
 ESD Classification Class 1

Thermal Information

Thermal Resistance (Typical)
 CERDIP Package θ_{JA} 66°C/W θ_{JC} 13°C/W
 CLCC Package 75°C/W 18°C/W
 Maximum Storage Temperature Range -65°C to +150°C
 Maximum Junction Temperature +175°C
 Maximum Lead Temperature (Soldering 10s) +300°C

Die Characteristics

Gate Count 26256 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Voltage Range +4.5V to +5.5V Input High Voltage (VIH) ±2.2V to VCC
 Operating Temperature Range -55°C to +125°C Data Retention Supply Voltage 2.0V to 4.5V
 Input Low Voltage 0V to +0.8V Input Rise and Fall Time 40ns Max.

TABLE 1. HM-65262/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

DC PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	GROUP A SUB-GROUPS	TEMPERATURE	MIN	MAX	UNITS
High Level Output Voltage	VOH1	VCC = 4.5V, IO = -4.0mA	1, 2, 3	-55°C ≤ T _A ≤ +125°C	2.4	-	V
Low Level Output Voltage	VOL	VCC = 4.5V, IO = 8.0mA	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	0.4	V
High Impedance Output Leakage Current	IOZ	VCC = 5.5V, \bar{E} = 5.5V, VO = GND or VCC	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-1.0	1.0	μA
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-1.0	1.0	μA
Standby Supply Current	ICCSB1	VCC = 5.5V, IO = 0mA, \bar{E} = VCC -0.3V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	50	μA
Standby Supply Current	ICCSB	VCC = 5.5V, IO = 0mA, \bar{E} = 2.2V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	5	mA
Operating Supply Current	ICCOP	VCC = 5.5V, (Note 2), f = 1MHz, \bar{E} = 0.8V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	50	mA
Data Retention Supply Current	ICCDR	VCC = 2.0V, IO = 0mA, \bar{E} = VCC -0.3V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	20	μA
Enable Supply Current	ICCEN	VCC = 5.5V, IO = 0mA, \bar{E} = 0.8V	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	50	mA
Functional Test	FT	VCC = 4.5V (Note 3)	7, 8A, 8B	-55°C ≤ T _A ≤ +125°C	-	-	-

NOTES:

1. All voltages referenced to device GND.
2. Typical derating 1.5mA/MHz increase in ICCOP.
3. Tested as follows: f = 2MHz, VIH = 2.4V, VIL = 0.4V, IOH = -4.0mA, IOL = 4.0mA, VOH ≥ 1.5V, and VOL ≤ 1.5V.

TABLE 2. HM-65262/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

AC PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUP A SUB-GROUPS	TEMPERATURE	HM-65262B/883 LIMITS		HM-65262/883 LIMITS		UNITS
					MIN	MAX	MIN	MAX	
Read/Write/Cycle Time	(1) TAVAX	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	70	-	85	-	ns
Address Access Time	(2) TAVQV	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	70	-	85	ns

HM-65262/883

TABLE 2. HM-65262/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)

Device Guaranteed and 100% Tested

AC PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUP A SUB- GROUPS	TEMPERATURE	HM-65262B/883 LIMITS		HM-65262/883 LIMITS		UNITS
					MIN	MAX	MIN	MAX	
Chip Enable to End of Write	(3) TELWH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	55	-	65	-	ns
Chip Enable Access Time	(4) TELQV	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	70	-	85	ns
Address Hold Time	(5) TWHAX	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns
Address Setup Time	(6) TAVWL	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns
Address Valid to End of Write	(7) TAVWH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	55	-	65	-	ns
Address Setup Time	(8) TAVEL	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns
Address Hold Time	(9) TEHAX	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns
Address Valid to End of Writes	(10) TAVEH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	55	-	65	-	ns
Write Enable Pulse Write	(11) TWLWH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	40	-	45	-	ns
Data Setup Time	(12) TDVWH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	30	-	35	-	ns
Data Hold Time	(13) TWHDX	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns
Enable Pulse Width	(14) TELEH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	55	-	65	-	ns
Write to End of Write	(15) TWLEH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	40	-	45	-	ns
Data Setup Time	(16) TDVEH	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	30	-	35	-	ns
Data Hold Time	(17) TEHDX	VCC = 4.5V and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns

NOTES:

- All voltages referenced to device GND.
- Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.
- TAVQV = TELQV + TAVEL.

TABLE 3. HM-65262/883 ELECTRICAL PERFORMANCE SPECIFICATIONS, AC AND DC

PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	NOTES	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Input Capacitance	CIN	VCC = Open, f = 1MHz, All Measurements Referenced To Device Grounds	1, 2	T _A = +25°C	-	10	pF
		VCC = Open, f = 1MHz, All Measurements Referenced To Device Grounds	1, 3	T _A = +25°C	-	6	pF
Output Capacitance	CO	VCC = Open, f = 1MHz, All Measurements Referenced To Device Grounds	1, 2	T _A = +25°C	-	12	pF
		VCC = Open, f = 1MHz, All Measurements Referenced To Device Grounds	1, 3	T _A = +25°C	-	8	pF

HM-65262/883

TABLE 3. HM-65262/883 ELECTRICAL PERFORMANCE SPECIFICATIONS, AC AND DC (Continued)

PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	NOTES	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Write Enable to Output in High Z	(18) TWLQZ	VCC = 4.5V and 5.5V	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	-	40	ns
Write Enable High to Output ON	(19) TWHQX	VCC = 4.5V and 5.5V	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	0	-	ns
Chip Enable to Output ON	(20) TELQX	VCC = 4.5V and 5.5V	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	5	-	ns
Output Enable High to Output in High Z	(21) TEHQZ	VCC = 4.5V and 5.5V	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	-	40	ns
Chip Disable to Output Hold Time	(22) TE-HQX	VCC = 4.5V and 5.5V	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	5	-	ns
Address Invalid Output Hold Time	(23) TAXQX	VCC = 4.5V and 5.5V	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	5	-	ns
High Level Output Voltage	(24) VOH2	VCC = 4.5V, IO = -100mA	1	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	VCC - 0.4V	-	V


NOTES:

1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.
2. Applies to DIP device types only.
3. Applies to LCC device types only.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%/5004	1
Final Test	100%/5004	2, 3, 8A, 8B, 10, 11
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9


Timing Waveforms



NOTE:

1. \bar{W} is high for entire cycle and D is ignored. Address is stable by the time \bar{E} goes low and remains valid until \bar{E} goes high.

FIGURE 1. READ CYCLE 1: CONTROLLED BY \bar{E}




NOTE:

1. \bar{W} is high for the entire cycle and D is ignored. \bar{E} is stable prior to A becoming valid and after A becomes invalid.

FIGURE 2. READ CYCLE 2: CONTROLLED BY ADDRESS


Timing Waveforms (Continued)



NOTE:

1. In this mode, \bar{E} rises after \bar{W} . The address must remain stable whenever both \bar{E} and \bar{W} are low.

FIGURE 3. WRITE CYCLE 1: CONTROLLED BY \bar{W} (LATE WRITE)



NOTE:

1. In this mode, \bar{W} rises after \bar{E} . If \bar{W} falls before \bar{E} by a time exceeding $TWLQZ$ (Max) $TELQX$ (Min), and rises after \bar{E} by a time exceeding $TEHQZ$ (Max) $TWHQX$ (Min), then Q will remain in the high impedance state throughout the cycle.

FIGURE 4. WRITE CYCLE 2: CONTROLLED BY \bar{E} (EARLY WRITE)

Intersil CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. Chip Enable (\bar{E}) must be held high during data retention; within V_{CC} to $V_{CC} + 0.3V$.
2. On RAMs which have selects or output enables (e.g., S , \bar{G}), one of the selects or output enables should be held in the deselected state to keep the RAM outputs high impedance, minimizing power dissipation.
3. Inputs which are to be held high (e.g., \bar{E}) must be kept between $V_{CC} + 0.3V$ and 70% of V_{CC} during the power up and down transitions.
4. The RAM can begin operation $>55ns$ after V_{CC} reaches the minimum operating voltage (4.5V).





FIGURE 5. DATA RETENTION TIMING

Test Circuit



NOTE:

1. Test head capacitance includes stray and jig capacitance.

Die Characteristics

DIE DIMENSIONS:

148 x 187 x 19 mils

METALLIZATION:

Type: Si - Al

Thickness: $11\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

GLASSIVATION:

Type: SiO_2

Thickness: $8\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY:

$1.2 \times 10^5 \text{ A/cm}^2$

Metallization Mask Layout

