

HM-6518

March 1997

1024 x 1 CMOS RAM

Features

•	Low Power Standby	50 μ W Max
•	Low Power Operation	20mW/MHz Max
•	Fast Access Time	180ns Max
•	Data Retention	at 2.0V Min

- TTL Compatible Input/Output
- High Output Drive 2 TTL Loads
- High Noise Immunity
- · On-Chip Address Register
- Two-Chip Selects for Easy Array Expansion
- Three-State Output

Ordering Information

PACKAGE	TEMP. RANGE	180ns	250ns	PKG. NO.
CERDIP	-40°C to +85°C	HM1- 6518B-9		F18.3

Description

The HM-6518 is a 1024 x 1 static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6518 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed overtemperature.

Pinout

(CERDIP) **TOP VIEW** S1 1 18 V_{CC} Ē 2 17 S2 16 D Α0 15 W A1 4 A2 5 14 A9 А3 13 A8 Α4 12 A7 111 A6 Q 8


GND

HM-6518

PIN	DESCRIPTION				
Α	Address Input				
Ē	Chip Enable				
\overline{W}	Write Enable				
S	Chip Select				
D	Data Input				
Q	Data Output				

10 A5

Functional Diagram



NOTES:

- 1. All lines positive logic active high.
- 2. Three-state buffers: A high \rightarrow output active.
- 3. Data latches: L high \rightarrow Q = D; Q Latches on rising edge of L.
- 4. Address latches and gated decoders: Latch on falling edge of \overline{E} and gate on falling edge of \overline{E} .

HM-6518

Absolute Maximum Ratings

Operating Conditions

Operating Voltage Range	+4.5V to +5.5V
Operating Temperature Range	
HM-6518B-9. HM-6518-9	-40°C to +85°C

Thermal Information

Thermal Resistance (Typical, Not	te 1) θ _{JA}	θ JC
CERDIP Package	75°C/W	
Maximum Storage Temperature F	Range65	o ^C to +150°C
Maximum Junction Temperature.		+175 ^o C
Maximum Lead Temperature (So	Idering 10s)	+300 ^o C

Die Characteristics

Gate Count		1936 Gates
------------	--	------------

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications $V_{CC} = 5V \pm 10\%$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (HM-6518B-9, HM-6518-9)

		LIMITS				
PARAMET	ER	SYMBOL	MIN	MAX	UNITS	TEST CONDITIONS
Standby Supply Current	ICCSB	-	10	μΑ	$IO = 0mA$, $VI = V_{CC}$ or GND, $V_{CC} = 5.5V$	
Operating Supply Current (Note 1)	1 . •,			4	mA	\overline{E} = 1MHz, IO = 0mA, VI = V _{CC} or GND, V _{CC} = 5.5V
Data Retention Supply	HM-6518B-9	ICCDR	-	5	μΑ	$V_{CC} = 2.0V$, $IO = 0mA$, $VI = V_{CC}$ or
Current	HM-6518-9]	-	10	μΑ	GND, $\overline{E} = V_{CC}$
Data Retention Supply Vo	oltage	VCCDR	2.0	-	V	
Input Leakage Current		II	-1.0	+1.0	μΑ	VI = V _{CC} or GND, V _{CC} = 5.5V
Output Leakage Current		IOZ	-1.0	+1.0	μΑ	$VO = V_{CC}$ or GND, $V_{CC} = 5.5V$
Input Low Voltage	VIL	-0.3	0.8	V	V _{CC} = 4.5V	
Input High Voltage	VIH	V _{CC} -2.0	V _{CC} +0.3	V	V _{CC} = 5.5V	
Output Low Voltage	VOL	-	0.4	V	IO = 3.2mA, V _{CC} = 4.5V	
Output High Voltage		VOH	2.4	-	V	IO = -0.4mA, V _{CC} = 4.5V

Capacitance $T_A = +25^{\circ}C$

PARAMETER	SYMBOL	MAX	UNITS	TEST CONDITIONS
Input Capacitance (Note 2)	CI	6	pF	f = 1MHz, All measurements are
Output Capacitance (Note 2)	СО	10	pF	referenced to device GND

NOTES:

- 1. Typical derating 1.5mA/MHz increase in ICCOP.
- 2. Tested at initial design and after major design changes.

HM-6518

AC Electrical Specifications V_{CC} = 5V \pm 10%; T_A = -40°C to +85°C (HM-6518B-9, HM-6518-9)

			LIM	IITS			
		HM-65	518B-9	НМ-6	518-9		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Chip Enable Access Time	(1) TELQV	-	180	-	250	ns	(Notes 1, 3)
Address Access Time	(2) TAVQV	-	180	-	250	ns	(Notes 1, 3, 4)
Chip Select Output Enable Time	(3) TSLQX	5	120	5	160	ns	(Notes 2, 3)
Write Enable Output Disable Time	(4) TWLQZ	-	120	-	160	ns	(Notes 2, 3)
Chip Select Output Disable Time	(5) TSHQZ	-	120	-	160	ns	(Notes 2, 3)
Chip Enable Pulse Negative Width	(6) TELEH	180	-	250	-	ns	(Notes 1, 3)
Chip Enable Pulse Positive Width	(7) TEHEL	100	-	100	-	ns	(Notes 1, 3)
Address Setup Time	(8) TAVEL	0	-	0	-	ns	(Notes 1, 3)
Address Hold Time	(9) TELAX	40	-	50	-	ns	(Notes 1, 3)
Data Setup Time	(10) TDVWH	80	-	110	-	ns	(Notes 1, 3)
Data Hold Time	(11) TWHDX	0	-	0	-	ns	(Notes 1, 3)
Chip Select Write Pulse Setup Time	(12) TWLSH	100	-	130	-	ns	(Notes 1, 3)
Chip Enable Write Pulse Setup Time	(13) TWLEH	100	-	130	-	ns	(Notes 1, 3)
Chip Select Write Pulse Hold Time	(14) TSLWH	100	-	130	-	ns	(Notes 1, 3)
Chip Enable Write Pulse Hold Time	(15) TELWH	100	-	130	-	ns	(Notes 1, 3)
Write Enable Pulse Width	(16) TWLWH	100	-	130	-	ns	(Notes 1, 3)
Read or Write Cycle Time	(17) TELEL	280	-	350	-	ns	(Notes 1, 3)

NOTES:

^{1.} Input pulse levels: 0.8V to V_{CC} - 2.0V; input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; output load: 1 TTL gate equivalent, C_L = 50pF (min) - for C_L greater than 50pF, access time is derated by 0.15ns per pF.

^{2.} Tested at initial design and after major design changes.

^{3.} $V_{CC} = 4.5V$ and 5.5V.

^{4.} TAVQV = TELQV + TAVEL.

Timing Waveforms




FIGURE 1. READ CYCLE

TRUTH TABLE

TIME			INPUTS			OUTPUTS	
REFERENCE	Ē	S1	w	Α	D	Q	FUNCTION
-1	Н	Н	Х	Х	Х	Z	Memory Disabled
0	7	Х	Н	V	Х	Z	Cycle Begins, Addresses are Latched
1	L	L	Н	Х	Х	Х	Output Enabled
2	L	L	Н	Х	Х	V	Output Valid
3	1	L	Н	Х	Х	V	Output Latched
4	Н	Н	Х	Х	Х	Z	Device Disabled, Prepare for Next Cycle (Same as -1)
5	7_	Х	Н	V	Х	Z	Cycle Ends, Next Cycle Begins (Same as 0)

NOTE: 1. Device selected only if both $\overline{S1}$ and $\overline{S2}$ are low, and deselected if either $\overline{S1}$ or $\overline{S2}$ are high.

In the HM-6518 read cycle the address information is latched into the on chip registers on the falling edge of \overline{E} (T = 0). Minimum address setup and hold time requirements must be met. After the required hold time the addresses may change state without affecting device operation. In order for the output to be read $\overline{S1}$, $\overline{S2}$ and \overline{E} must

be low, \overline{W} must be high. When \overline{E} goes high, the output data is latched into an on chip register. Taking either or both $\overline{S1}$ or $\overline{S2}$ high, forces the output buffer to a high impedance state. The output data may be re-enabled at any time by taking $\overline{S1}$ and $\overline{S2}$ low. On the falling edge of \overline{E} the data will be unlatched.

Timing Wavforms (Continued)




FIGURE 2. WRITE CYCLE

TRUTH TABLE

TIME			INPUTS			OUTPUTS	
REFERENCE	Ē	<u>S1</u>	W	Α	D	Q	FUNCTION
-1	Н	Х	Х	Х	Х	Z	Memory Disabled
0		Х	Х	V	Х	Z	Cycle Begins, Addresses are Latched
1	L	L	L	Х	V	Z	Write Mode has Begun
2	L		L	Х	٧	Z	Data is Written
3		Х	Х	Х	Х	Z	Write Completed
4	Н	Х	Х	Х	Х	Z	Prepare for Next Cycle (Same as -1)
5	7_	Х	Х	V	Х	Z	Cycle Ends, Next Cycle Begins (Same as 0)

NOTE: 1. Device selected only if both $\overline{S1}$ and $\overline{S2}$ are low, and deselected if either $\overline{S1}$ or $\overline{S2}$ are high.


The write cycle is initiated by the falling edge of \overline{E} which latches the address information into the on chip registers. The write portion of the cycle is defined as \overline{E} , \overline{W} , $\overline{S1}$ and $\overline{S2}$ being low simultaneously. \overline{W} may go low anytime during the cycle provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of either \overline{E} , \overline{W} , $\overline{S1}$ or $\overline{S2}$. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the \overline{W} line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of \overline{E} .

By positioning the \overline{W} pulse at different times within the \overline{E} low time (TELEH), various types of write cycles may be performed. If the \overline{E} low time (TELEH) is greater than the \overline{W} pulse (TWLWH) plus an output enable time (TSLQX), a combination read write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).

The data input and data output pins may be tied together for use with a common I/O data bus structure. When using the RAM in this method, allow a minimum of one output disable time (TWLQZ) after \overline{W} goes low before applying input data to the bus. This will ensure that the output buffers are not active.

Test Load Circuit



NOTE:

1. Test head capacitance includes stray and jig capacitance.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7000

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029