

QUADRUPLE EXCLUSIVE-NOR GATE

The HEF4077B provides the exclusive-NOR function. The outputs are fully buffered for best performance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4077BP(N): 14-lead DIL; plastic
(SOT27-1)

HEF4077BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)

HEF4077BT(D): 14-lead SO, plastic
(SOT108-1)

(): Package Designator North America




Fig. 3 Logic diagram (one gate).

TRUTH TABLE

An	Bn	On
L	L	H
L	H	L
H	L	L
H	H	H

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

FAMILY DATA

I_{DD} LIMITS category GATES

} see Family Specifications

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays A _n , B _n → O _n HIGH to LOW	5	t _{PHL}	75	150	ns
	10		35	70	ns
	15		30	55	ns
	5	t _{PLH}	70	145	ns
	10		30	60	ns
	15		25	50	ns
	5	t _{THL}	60	120	ns
	10		30	60	ns
	15		20	40	ns
Output transition times HIGH to LOW	5	t _{TLH}	60	120	ns
	10		30	60	ns
	15		20	40	ns
	5	t _{TLH}	60	120	ns
	10		30	60	ns
	15		20	40	ns

	V _{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	850 f _i + Σ(f _o C _L) × V _{DD} ² 4 500 f _i + Σ(f _o C _L) × V _{DD} ² 14 700 f _i + Σ(f _o C _L) × V _{DD} ²	f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF) Σ(f _o C _L) = sum of outputs V _{DD} = supply voltage (V)