

HD74LV166A

Parallel-Load 8-bit Shift Register

REJ03D0321-0300Z (Previous ADE-205-268A (Z)) Rev.3.00 Jun. 04, 2004

Description

The HD74LV166A is 8-bit shift register with an output from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Shift/Load input is low, the data is loaded asynchronously in parallel. When the Shift/Load input is high, the data is loaded serially on the rising edge of either clock inhibit or Clock. Clear is asynchronous and active-low.

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V to } 5.5 \text{ V operation}$
- All inputs V_{IH} (Max.) = 5.5 V (@ V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@ V_{CC} = 0 V)
- Typical V_{OL} ground bounce < 0.8 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.3 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Output current ± 6 mA (@V_{CC} = 3.0 V to 3.6 V), ± 12 mA (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV166AFPEL	SOP-16 pin(JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)
HD74LV166ARPEL	SOP-16 pin(JEDEC)	FP-16DNV	RP	EL (2,500 pcs/reel)
HD74LV166ATELL	TSSOP-16 pin	TTP-16DAV	Т	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Function Table

Inputs						Internal	outputs	Output
CLR	SH/LD	CLK INH	CLK	SER	A H	QA	QB	QH
L	X	Х	Χ	Χ	Х	L	L	L
Н	X	L	L	Χ	Х	Q_{A0}	Q_{B0}	Q _{H0}
Н	L	L	↑	Χ	a h	а	b	h
Н	Н	L	↑	Н	X	Н	Q_{An}	Q_{Gn}
Н	Н	L	↑	L	X	L	Q_{An}	Q_{Gn}
Н	X	Н	↑	Х	Х	Q_{A0}	Q_{B0}	Q _{H0}

Note: H: High level

L: Low level

↑: Low to high transition


X: Immaterial

a ... h: Parallel data

 $Q_{A0} \dots Q_{H0}$: Outputs remain unchanged.

 $Q_{An} \dots Q_{Gn}$: Data shifted from the previous stage on a positive edge at the clock input.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	-0.5 to 7.0	V	
Input voltage range*1	Vı	-0.5 to 7.0	V	
Output voltage range*1,2	Vo	-0.5 to V _{CC} + 0.5	V	Output: H or L
		-0.5 to 7.0		V _{CC} : OFF
Input clamp current	I _{IK}	-20	mA	V _I < 0
Output clamp current	I _{OK}	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	Io	±25	mA	$V_O = 0$ to V_{CC}
Continuous current through	I _{CC} or I _{GND}	±50	mA	
V _{CC} or GND				
Maximum power dissipation at	P _T	785	mW	SOP
Ta = 25°C (in still air)* ³		500		TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


- 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 2. This value is limited to 5.5 V maximum.
- 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions


Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{CC}	2.0	5.5	V	
Input voltage range	Vı	0	5.5	V	
Output voltage range	Vo	0	V _{CC}	V	H or L
Output current	I _{OH}	_	– 50	μΑ	V _{CC} = 2.0 V
		_	-2	mA	V _{CC} = 2.3 to 2.7 V
		_	-6		V _{CC} = 3.0 to 3.6 V
		_	-12		V _{CC} = 4.5 to 5.5 V
	I _{OL}	_	50	μΑ	V _{CC} = 2.0 V
		_	2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		_	6		V _{CC} = 3.0 to 3.6 V
		_	12		V _{CC} = 4.5 to 5.5 V
Input transition rise or fall rate	Δt /Δν	0	200	ns/V	V _{CC} = 2.3 to 2.7 V
		0	100		V _{CC} = 3.0 to 3.6 V
		0	20		V _{CC} = 4.5 to 5.5 V
Operating free-air temperature	Ta	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Timing Diagram



DC Electrical Characteristics

 $Ta = -40 \text{ to } 85^{\circ}\text{C}$

Item	Symbol	V _{CC} (V)*	Min	Тур	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.0	1.5	_	_	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	_	_		
		3.0 to 3.6	$V_{CC} \times 0.7$	_	_		
		4.5 to 5.5	$V_{CC} \times 0.7$	_	_		
	V _{IL}	2.0	_	_	0.5		
		2.3 to 2.7	_	_	$V_{\text{CC}}\!\times\!0.3$		
		3.0 to 3.6	_	_	$V_{\text{CC}}\!\times\!0.3$		
		4.5 to 5.5	_	_	$V_{\text{CC}}\!\times\!0.3$		
Output voltage	V_{OH}	Min to Max	$V_{CC} - 0.1$	_	_	V	$I_{OL} = -50 \mu\text{A}$
		2.3	2.0	_	_		$I_{OL} = -2 \text{ mA}$
		3.0	2.48	_	_		$I_{OL} = -6 \text{ mA}$
		4.5	3.8	_	_		$I_{OL} = -12 \text{ mA}$
	V _{OL}	Min to Max	_	_	0.1		$I_{OL} = 50 \mu A$
		2.3	_	_	0.4		I _{OL} = 2 mA
		3.0	_	_	0.44		I _{OL} = 6 mA
		4.5	_	_	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	_	_	±1	μΑ	$V_I = 5.5 \text{ V or GND}$
Quiescent supply	Icc	5.5	_	_	20	μΑ	$V_I = V_{CC}$ or GND, $I_O = 0$
current							
Output leakage	I_{OFF}	0	_	_	5	μΑ	V_I or $V_O = 0 V$ to 5.5 V
current							
Input capacitance	C_{IN}	3.3		1.7	_	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

 $V_{CC}=2.5\pm0.2~V$

		Ta = 2	25°C		Ta = -	40 to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	fmax	50	80	_	45	_	MHz	$C_L = 15 pF$	_	
frequency		40	65	_	35	_	="	$C_L = 50 pF$	_	
Propagation	t _{PLH} /t _{PHL}	_	12.2	19.8	1.0	22.0	ns	$C_L = 15 pF$	CLK	Q _H
delay time		_	15.3	23.3	1.0	26.0	_'	$C_L = 50 pF$	_	
	t _{PHL}	_	10.8	16.0	1.0	18.0	_	C _L = 15 pF	CLR	_
		_	14.2	19.5	1.0	22.0		C _L = 50 pF	_	
Setup time	t _{su}	6.0	_	_	7.0	_	ns		CLR inactive before CLK ↑	
		7.0	_	_	7.0	_	_		CLK INH be	efore CLK ↑
		6.5	_	_	8.5	_			Data before	CLK ↑
		7.0	_	_	8.5	_	_		SH/LD high ↑	before CLK
		8.5	_	_	9.5	_	_		SER before	CLK ↑
Hold time	t _h	-0.5	_	_	0.0	_	ns		PAR data a	fter SH/ LD ↑
		-0.5	_	_	0.0	_			SER data a	fter CLK ↑
		-0.5	_	_	0.0	_			SH/LD high	after CLK ↑
Pulse width	t _w	8.0	_	_	9.0		ns		CLR low	
		8.5	_	_	9.0	_			CLK H or L	

 $V_{CC}=3.3\pm0.3~V$

		Ta = 2	25°C		Ta = -	40 to 85°C		Test	FROM	то	
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)	
Maximum clock	fmax	65	115	_	55	_	MHz	$C_L = 15 pF$			
frequency		60	90	_	50	_	_	$C_L = 50 pF$	_		
Propagation	t _{PLH} /t _{PHL}	_	8.6	15.4	1.0	18.0	ns	C _L = 15 pF	CLK	Q _H	
delay time		_	10.9	18.9	1.0	21.5	_	$C_L = 50 pF$	_		
	t _{PHL}	_	7.9	12.5	1.0	15.0	_	C _L = 15 pF	CLR	_	
		_	10.4	16.3	1.0	18.5	_	$C_L = 50 pF$	_		
Setup time	t _{su}	4.0	_	_	4.0	_	ns		CLR inactiv	CLR inactive before CLK ↑	
		5.0	_	_	5.0	_	_		CLK INH be	efore CLK ↑	
		5.0	_	_	6.0	_	_		Data before	CLK ↑	
		5.0	_	_	6.0	_	_		SH/LD high ↑	before CLK	
		5.0	_	_	6.0	_	_		SER before	CLK ↑	
Hold time	t _h	0.0	_	_	0.0	_	ns		PAR data a	fter SH/ LD ↑	
		0.0	_	_	0.0	_	_		SER data a	fter CLK ↑	
		0.0	_	_	0.0	_	_		SH/LD high	after CLK ↑	
Pulse width	t _w	6.0	_	_	7.0	_	ns		CLR low		
		6.0	_	_	7.0	_			CLK H or L		

Switching Characteristics (cont)

 $V_{CC} = 5.0 \pm 0.5~V$


		Ta = 2	25°C		Ta = -	40 to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	fmax	110	165	_	90	_	MHz	$C_L = 15 pF$		
frequency		95	125	_	85	_	_	$C_L = 50 pF$	_	
Propagation	t _{PLH} /t _{PHL}	_	6.0	9.9	1.0	11.5	ns	$C_L = 15 pF$	CLK	Q _H
delay time		_	7.7	11.9	1.0	13.5	_	$C_L = 50 pF$	_	
	t _{PHL}	_	5.4	8.6	1.0	10.0	_	C _L = 15 pF	CLR	_
		_	6.9	10.6	1.0	12.0	_	$C_L = 50 pF$	_	
Setup time	t _{su}	3.5	_	_	3.5	_	ns		CLR inactive before CLK ↑	
		3.5	_	_	3.5	_	_		CLK INH be	fore CLK ↑
		4.5	_	_	4.5	_	_		Data before	CLK ↑
		4.0	_	_	4.0	_	_		SH/LD high ↑	before CLK
		4.0	_	_	4.0	_	_		SER before	CLK ↑
Hold time	t _h	1.0	_	_	1.0	_	ns		PAR data af	ter SH/ LD ↑
		1.0	_	_	1.0	_	_		SER data af	ter CLK ↑
		1.0	_	_	1.0	_	_		SH/LD high	after CLK ↑
Pulse width	t _w	5.0	_	_	5.0	_	ns		CLR low	
		4.0	_	_	4.0	_			CLK H or L	

Operating Characteristics


 $C_L = 50 pF$

			1a = 25	o°C			
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	C_{PD}	3.3	_	36.1	_	рF	f = 10 MHz
		5.0	_	37.5	_		


Test Circuit





Waveforms



Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used

- use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbHDornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001