

HD74LS194A

4-bit Bidirectional Universal Shift Register

REJ03D0456-0300 Rev.3.00 Jul.15.2005

The bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs. Operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely;

- Parallel (broadside) load
- Shift right (in the direction Q_A toward Q_D)
- Shift left (in the direction Q_D toward Q_A)
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S_0 and S_1 , high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S_0 is high and S_1 is low. Serial data for this mode is entered at the shift-right data input. When S_0 is low and S_1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control inputs are low.

• Ordering Information

| Part Name | Package Type | Package Code (Previous Code) | Package Abbreviation | Taping Abbreviation (Quantity) |
|----------------|--------------------|---------------------------------|-------------------------|--------------------------------|
| HD74LS194AP | DILP-16 pin | PRDP0016AE-B (DP-16FV) | Р | _ |
| HD74LS194AFPEL | SOP-16 pin (JEITA) | PRSP0016DH-B (FP-16DAV) | FP | EL (2,000 pcs/reel) |

Note: Please consult the sales office for the above package availability.

Pin Arrangement




Function Table

| | Inputs | | | | | | | | | | Out | puts | |
|-------|----------------|----------------|-------|------|-------|---|------|-------|---|-----------------|-----------------|-----------------|------------------|
| Clear | Мо | ode | Clock | Se | rial | | Para | allel | | 0 | 0 | 0 | 0 |
| Clear | S ₁ | S ₀ | CIOCK | Left | Right | Α | В | С | D | Q_A | Q_B | Qc | \mathbf{Q}_{D} |
| L | Х | Х | Х | Х | Х | Х | Х | Х | Х | L | L | L | L |
| Н | Х | Х | L | Х | Х | Х | Х | Х | Х | Q_{A0} | Q_{B0} | Q_{C0} | Q_{D0} |
| Н | Н | Н | 1 | Х | Х | а | b | С | d | а | b | С | d |
| Н | L | Н | 1 | Х | Н | Х | Х | Х | Х | Н | Q _{An} | Q_{Bn} | Q _{Cn} |
| Н | L | Н | 1 | Х | L | Х | Х | Х | Х | L | Q _{An} | Q_{Bn} | Q _{Cn} |
| Н | Н | L | 1 | Н | Х | Х | Х | Х | Х | Q_{Bn} | Q _{Cn} | Q_{Dn} | Н |
| Н | Н | L | 1 | L | Х | Х | Х | Х | Х | Q_{Bn} | Q _{Cn} | Q_{Dn} | L |
| Н | L | L | Х | Х | Х | Х | Х | Х | Х | Q _{Ao} | Q _{Bo} | Q _{Co} | Q_{Do} |

Notes: 1. H; high level, L; low level, X; irrelevant

- 2. 1; transition from low to high level
- 3. a to d; the level of steady-state input at inputs A, B, C, or D, respectively
- 4. Q_{A0} to Q_{D0}; the level of Q_A, Q_B, Q_C, or Q_D, respectively before the indicated steady-state input conditions were established.
- 5. Q_{An} to Q_{Dn} ; the level of Q_A , Q_B , Q_C , or Q_D , respectively before the most-recent \uparrow transition of the clock.

Block Diagram



Absolute Maximum Ratings

| Item | Symbol | Ratings | Unit |
|---------------------|-----------------|-------------|------|
| Supply voltage | V _{CC} | 7 | V |
| Input voltage | V _{IN} | 7 | V |
| Power dissipation | P _T | 400 | mW |
| Storage temperature | Tstg | -65 to +150 | °C |

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

| Item | | Symbol | Min | Тур | Max | Unit |
|-------------------|----------------------|----------------------|------|------|------|------|
| Supply voltage | е | V _{CC} | 4.75 | 5.00 | 5.25 | V |
| Output curren | Notes of account | | _ | _ | -400 | μΑ |
| Output current | l | I _{OL} | _ | _ | 8 | mA |
| Operating tem | perature | T _{opr} | -20 | 25 | 75 | °C |
| Clock frequency | | fclock | 0 | _ | 25 | MHz |
| Clock pulse width | | t _{w (CK)} | 20 | 20 — | | ns |
| Clear pulse w | idth | t _{w (CLR)} | 20 | - 0 | _ | ns |
| | Mode Control | | 30 | | _ | ns |
| Setup time | A, B, C, D, R, L | t _{su} | 20 | | _ | ns |
| Octop time | CLR (inactive state) | •su | 25 | - 6 | _ | ns |
| Hold time | | t _h | 0 | | | ns |

Electrical Characteristics

 $(Ta = -20 \text{ to } +75 \text{ }^{\circ}\text{C})$

| (1a - 20 to 1) | | | | | | |
|------------------------------|-----------------|----------|----------|------|------|--|
| Item | Symbol | min. | typ.* | max. | Unit | Condition |
| Input voltage | V _{IH} | 2.0 | <u> </u> | 4 | V | |
| Input voltage | V _{IL} | + | | 0.8 | V | |
| Output voltogo | V _{OH} | 2.7 | | _ | V | $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V},$ $I_{OH} = -400 \mu\text{A}$ |
| Output voltage | V _{OL} | | | 0.4 | V | $I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$ |
| | VOL | 4 | 1 | 0.5 | V | $I_{OL} = 8 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$ |
| | liH | | | 20 | μΑ | $V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$ |
| Input current | I _{IL} | | _ | -0.4 | mA | $V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$ |
| | l _l | <u> </u> | _ | 0.1 | mA | $V_{CC} = 5.25 \text{ V}, V_{I} = 7 \text{ V}$ |
| Short-circuit output current | I _{OS} | -20 | _ | -100 | mA | V _{CC} = 5.25 V |
| Supply current** | I _{CC} | _ | 15 | 23 | mA | V _{CC} = 5.25 V |
| Input clamp voltage | V _{IK} | _ | _ | -1.5 | V | $V_{CC} = 4.75 \text{ V}, I_{IN} = -18 \text{ mA}$ |

Notes: $V_{CC} = 5 V$, $Ta = 25^{\circ}C$

Switching Characteristics


 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$

| Item | Symbol | Inputs | Outputs | min. | typ. | max. | Unit | Condition |
|-------------------------|------------------|--------|---------|------|------|------|------|------------------------|
| Maximum clock frequency | $f_{\sf max}$ | | | 25 | 36 | | MHz | |
| | t _{PHL} | Clear | | _ | 19 | 30 | ns | $C_L = 15 \text{ pF},$ |
| Propagation delay time | t _{PLH} | Clock | Q | _ | 14 | 22 | ns | $R_L = 2 k\Omega$ |
| | t _{PHL} | Clock | | _ | 17 | 26 | ns | |




^{**} With all outputs open, inputs A through D grounded, and 4.5 V applied to S_0 , S_1 , clear and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V, applied to clock.

Count Sequences



Testing Method

Test Circuit




Testing Table

| Item | From input to output | Inputs | | | | | | | | | |
|------------------|----------------------|--------|----------------|----------------|----|------|------|------|------|------|------|
| Item | From input to output | CLR | S ₁ | S ₀ | CK | L | R | Α | В | С | D |
| £ | right-shift | 4.5V | 4.5V | GND | IN | 4.5V | IN | GND | GND | GND | GND |
| J max | left-shift | 4.5V | GND | 4.5V | IN | IN | 4.5V | GND | GND | GND | GND |
| | Clear→Q | IN | 4.5V | 4.5V | IN | GND | GND | 4.5V | 4.5V | 4.5V | 4.5V |
| t _{PLH} | Clock→Q | 4.5V | 4.5V | GND | IN | 4.5V | IN | GND | GND | GND | GND |
| | | 4.5V | 4.5V | GND | IN | IN | 4.5V | GND | GND | GND | GND |


| Item | From input to output | Outputs | | | | | | | |
|--------------------------------------|----------------------|------------------|----------------|----------------|------------------|--|--|--|--|
| itein | From input to output | \mathbf{Q}_{A} | Q _B | Q _C | \mathbf{Q}_{D} | | | | |
| £ | right-shift | OUT | OUT | OUT | OUT | | | | |
| \mathcal{J} max | left-shift | OUT | OUT | OUT | OUT | | | | |
| | Clear→Q | OUT | OUT | OUT | OUT | | | | |
| t _{PLH} t _{PHL} | Clock→Q | OUT | OUT | OUT | OUT | | | | |
| | | OUT | OUT | OUT | OUT | | | | |

Waveforms 1





Notes: 1. Right-shift is measured with Q_A at t_{n+1}, Q_B at t_{n+2}, Q_C at t_{n+3}, and Q_D at t_{n+4}. Left-shift is measured with Q_A at t_{n+4}, Q_B at t_{n+3}, Q_C at t_{n+2}, and Q_D at t_{n+1}.

Waveforms 2



Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal righty, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-partys rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or a authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp.



RENESAS SALES OFFICES

http://www.renesas.com

Colophon .3.0

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

| © 2005. Renesas Technology Corp., All rights reserved. | Printed in Japan. |
|--|-------------------|