Octal D Type Transparent Latches With 3 State Outputs

HITACHI

ADE-205-009A(Z) Rev. 1 March 1993

Description

The HD74BC373A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

Features

- Input/Output are at high impedance state when power supply is off.
- Built in input pull up circuit can make input pins be open, when not used.
- TTL level input
- Wide operating temperature range input pins
 Ta = -40 to + 85°C

Function Table


Inputs

G	LE	D	Output Q
Н	X	Χ	Z
L	Н	L	L
L	Н	Н	Н
L	L	X	No change

H : High levelL : Low levelX : ImmaterialZ : High impedance



Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Rating	Unit	
Supply voltage	V _{cc}	-0.5 to +7.0	V	
Input diode current	I _{IK}	±30	mA	_
Input voltage	V _{IN}	-0.5 to +7.5	V	
Output voltage	V_{OUT}	-0.5 to +7.5	V	_
Off state output voltage	$V_{\text{OUT(off)}}$	-0.5 to +5.5	V	
Storage temperature	Tstg	-65 to +150	°C	


Note: 1. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V_{cc}	4.5	5.0	5.5	V
Input voltage	V _{IN}	0	_	V _{cc}	V
Output voltage	V _{out}	0	_	V_{cc}	V
Operating temperature	Topr	-40	_	85	°C
Input rise/fall time*1	t _r , t _f	0	_	8	ns/V

Note: 1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.

Logic Diagram



Electrical Characteristics (Ta = -40°C to +85°C)

Item	Symbol	$V_{cc}(V)$	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}		2.0	_	V	
	V _{IL}		_	0.8	V	
Output voltage	V _{OH}	4.5	2.4	_	V	$I_{OH} = -3 \text{ mA}$
		4.5	2.0	_	V	I _{OH} = -15 mA
	V _{OL}	4.5	_	0.4	V	I _{OL} = 24 mA
		4.5	_	0.5	V	I _{OL} = 48 mA
Input diode voltage	V _{IK}	4.5	_	-1.2	V	$I_{IN} = -18 \text{ mA}$
Input current	I ₁	5.5	_	-250	μΑ	V _{IN} = 0 V
		5.5	_	1.0	μΑ	V _{IN} = 5.5 V
		5.5	_	100	μΑ	V _{IN} = 7.0 V
Short circuit output current*1	I _{os}	5.5	-100	-225	mA	V _{IN} = 0 or 5.5 V
Off state output current	I _{OZH}	5.5	_	50	μΑ	V ₀ = 2.7 V
	I _{OZL}	5.5	_	-50	μΑ	V ₀ = 0.5 V
Supply current	I _{CCL}	5.5	_	29.5	mA	$V_{IN} = 0$ or 5.5 V All outputs is "L"
	I _{CCH}	5.5	_	2.5	mA	$V_{IN} = 0$ or 5.5 V All outputs is "H"
	I _{CCZ}	5.5	_	2.5	mA	$V_{IN} = 0$ or 5.5 V All outputs is "Z"
	I _{CCT} *2	5.5	_	1.5	mA	$V_{IN} = 3.4 \text{ or } 0.5 \text{ V}$


Notes: 1. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{2.} When input by the TTL level, it shows I_{cc} increase at per one input pin.


Switching Test Method $(C_L = 50 \text{ pF})$

Item		Symbol	Min	Max	Min	Max	Unit	Test Conditions
Propagation	$D\toQ$	t _{PLH}	3.0	8.0	3.0	10.0	ns	See under figure
delay time		t _{PHL}	3.0	8.0	3.0	10.0	_	
	$LE \to Q$	$t_{\scriptscriptstyle PLH}$	3.0	8.0	3.0	10.0	ns	_
		t _{PHL}	3.0	8.0	3.0	10.0		
Output enable t	ime	\mathbf{t}_{ZH}	3.0	9.0	3.0	11.0	ns	_
		t _{zL}	3.0	9.0	3.0	11.0		
Output disable time		$t_{\scriptscriptstyle HZ}$	3.0	8.0	3.0	10.0	ns	_
		t _{LZ}	3.0	8.0	3.0	10.0	_	
Setup time		t _s (H)	2.0	_	2.0	_	ns	_
		t _s (L)	2.0	_	2.0	_		
Hold time		t _h (H)	2.0	_	2.0	_	ns	_
		t _h (L)	2.0	_	2.0	_		
Pulse width		t _w	6.0	_	6.0	_	ns	_
Input capacitan	se	C _{IN}	3.0(Typ	p)	_		pF	$V_{IN} = V_{CC}$ or GND
Output capacitance C _o		Co	15.0(Ty	/p)	_		pF	$V_{O} = V_{CC}$ or GND


Test Circuit




Waveforms-1




Waveforms-2



Waveforms-3



Waveforms-4



- Input waveform: PRR = 1 MHz, duty cycle 50%
- Waveform-A shows input conditions such that the output is "L" level when enable by the output control.
- Waveform-B shows input conditions such that the output is "H" level when enable by the output control.

HD74BC373A	
Package Dimensions	
	Unit: mm

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HTACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

http:semiconductor.hitachi.com/

NorthAmerica URL Europe Asia (Singapore)

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group.

Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218

Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.