

HD74ALVCH162721

3.3-V 20-bit Flip Flops with 3-state Outputs

REJ03D0044-0400Z (Previous ADE-205-184B (Z)) Rev.4.00 Oct.02.2003

Description

The HD74ALVCH162721's twenty flip flops are edge triggered D-type flip flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs, provided that the clock enable ($\overline{\text{CLKEN}}$) input is low. If $\overline{\text{CLKEN}}$ is high, no data is stored. A buffered output enable ($\overline{\text{OE}}$) input can be used to place the twenty outputs in either a normal logic state (high or low level) or a high impedance state. In the high impedance state, the outputs neither load nor drive the bus lines significantly. The high impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output enable ($\overline{\text{OE}}$) input does not affect the internal operation of the flip flops. Old data can be retained or new data can be entered while the outputs are in the high impedance state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot.

Features

- $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$
- Typical V_{OL} ground bounce $< 0.8 \text{ V } (@V_{CC} = 3.3 \text{ V}, \text{Ta} = 25^{\circ}\text{C})$
- Typical V_{OH} undershoot > 2.0 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- High output current ± 12 mA (@V_{CC} = 3.0 V)
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
- All outputs have equivalent 26Ω series resistors, so no external resistors are required.

Function Table


Inputs		Output Q			
ŌĒ	CLKEN	CLK	D		
L	Н	Х	Х	Q ₀ *1	
L	L	↑	Н	Н	
L	L	↑	L	L	
L	L	L or H	Х	Q_0^{*1}	
Н	X	X	X	Z	

H : High level
L : Low level
X : Immaterial
Z : High impedance
↑ : Low to high transition

Note: 1. Output level before the indicated steady state input conditions were established.



Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{CC}	-0.5 to 4.6	V	
Input voltage *1	Vı	-0.5 to 4.6	V	
Output voltage *1, 2	Vo	-0.5 to V _{CC} +0.5	V	
Input clamp current	I _{IK}	-50	mA	V ₁ < 0
Output clamp current	I _{OK}	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	Io	±50	mA	$V_{\rm O}$ = 0 to $V_{\rm CC}$
V _{CC} , GND current / pin	I _{CC} or I _{GND}	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) *3	P _T	1	W	TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes:

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V _{CC}	2.3	3.6	V	
Input voltage	Vı	0	V _{CC}	V	
Output voltage	Vo	0	V _{CC}	V	
High level output current	I _{OH}	_	-6	mA	V _{CC} = 2.3 V
•		_	-8		V _{CC} = 2.7 V
		_	-12	_	V _{CC} = 3.0 V
Low level output current	I _{OL}	_	6	mA	V _{CC} = 2.3 V
		_	8	_	V _{CC} = 2.7 V
		_	12	_	V _{CC} = 3.0 V
Input transition rise or fall rate	Δt / Δν	0	10	ns / V	
Operating temperature	Та	-40	85	°C	

Note: Unused control inputs must be held high or low to prevent them from floating.

Logic Diagram



Electrical Characteristics

 $(Ta = -40 \text{ to } 85^{\circ}C)$

Item	Symbol	V _{CC} (V) *1	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.3 to 2.7	1.7	_	V	
		2.7 to 3.6	2.0	_	_	
	V _{IL}	2.3 to 2.7	_	0.7	_	
		2.7 to 3.6	_	8.0	_	
Output voltage	V _{OH}	Min to Max	V _{CC} -0.2	_	V	I _{OH} = -100 μA
		2.3	1.9	_	_	I _{OH} = -4 mA, V _{IH} = 1.7 V
		2.3	1.7	_		$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		3.0	2.4	_		$I_{OH} = -6 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		2.7	2.0	_		$I_{OH} = -8 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	-		$I_{OH} = -12 \text{ mA}, V_{IH} = 2.0 \text{ V}$
	V _{OL}	Min to Max	_	0.2		I _{OL} = 100 μA
		2.3		0.4		$I_{OL} = 4 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.3	-(1	0.55		$I_{OL} = 6 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		3.0		0.55	5)	I_{OL} = 6 mA, V_{IL} = 0.8 V
		2.7	9	0.6		I _{OL} = 8 mA, V _{IL} = 0.8 V
		3.0	<u> </u>	0.8	_	I _{OL} = 12 mA, V _{IL} = 0.8 V
Input current	I _{IN}	3.6	- 6	±5	μΑ	V _{IN} = V _{CC} or GND
	I _{IN (hold)}	2.3	45	_	_	V _{IN} = 0.7 V
		2.3	-45	_	_	V _{IN} = 1.7 V
		3.0	75	_	_	V _{IN} = 0.8 V
		3.0	– 75	_	_	V _{IN} = 2.0 V
		3.6	_	±500	_	V _{IN} = 0 to 3.6 V
Off state output current *2	loz	3.6	_	±10	μΑ	V _{OUT} = V _{CC} or GND
Quiescent supply current	Icc	3.6	_	40	μΑ	$V_{IN} = V_{CC}$ or GND
	Δlcc	3.0 to 3.6	_	750	μΑ	V_{IN} = one input at (V _{CC} -0.6) V, other inputs at V _{CC} or GND

Notes: 1. For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.


2. For I/O ports, the parameter I_{OZ} includes the input leakage current.


Switching Characteristics

 $(Ta = -40 \text{ to } 85^{\circ}C)$

Item	Symbol	V _{CC} (V)	Min	Тур	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	f _{max}	2.5±0.2	150	_	_	MHz		
		2.7	150	_	_	_		
		3.3±0.3	150	_	_	_		
Propagation delay time	t _{PLH}	2.5±0.2	1.0	_	6.7	ns	CLK	Q
	t _{PHL}	2.7	1.0	_	6.2			
		3.3±0.3	1.0	_	5.3			
Output enable time	t _{zH}	2.5±0.2	1.0	_	7.2	ns	ŌĒ	Q
	t_{ZL}	2.7	1.0	_	7.0			
		3.3±0.3	1.0		5.8			
Output disable time	t _{HZ}	2.5±0.2	1.0	-	6.3	ns	ŌĒ	Q
	\mathbf{t}_{LZ}	2.7	1.0	-	5.4			
		3.3±0.3	1.0		5.0			
Setup time	t _{su}	2.5±0.2	4.0		7	ns	Data befor	e CLK↑
		2.7	3.6	-		_		
		3.3±0.3	3.1		_	_		
		2.5±0.2	3.4	_	_	_	CLKEN be	efore CLK↑
		2.7	3.1	_	_	_		
		3.3±0.3	2.7	_	_	_		
Hold time	t _h	2.5±0.2	0	_	_	ns	Data after	CLK [↑]
		2.7	0	_	_	_		
		3.3±0.3	0	_	_	_		
		2.5±0.2	0	_	_	_	CLKEN af	ter CLK↑
		2.7	0	_	_	_		
•		3.3±0.3	0	_	_	_		
Pulse width	t _w	2.5±0.2	3.3	_	_	ns		
		2.7	3.3	_	_	_		
		3.3±0.3	3.3	_	_	_		
Input capacitance	C _{IN}	3.3	_	3.5	_	pF		
Output capacitance	Co	3.3	_	7.0	_	pF		

• Test Circuit \bigcirc See under table 500 Ω O OPEN ○ GND \pm C_L= 50 pF \leq 500 Ω Load Circuit for Outputs Symbol Vcc=2.5±0.2V t_{PLH}/t_{PHL} **OPEN OPEN** $t_{su}/t_h/t_w$ t_{ZH}/ t_{HZ} GND GND t_{ZL}/t_{LZ} 4.6 V 6.0 V Note: 1. C_L includes probe and jig capacitance.






TEST	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V
V _{IH}	2.3 V	2.7 V
V _{ref}	1.2 V	1.5 V
V _{OH1}	2.3 V	3.0 V
V _{OL1}	GND	GND

Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Zo = 50 Ω , tr \leq 2.5 ns, tf \leq 2.5 ns.

- 2. Waveform A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output are measured one at a time with one transition per measurement.

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Cor
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001