HITACHI

Rev. 6.0 Sept. 1998

Description

The HD404328 Series is an HMCS400-Series microcomputer designed to increase program productivity and also to incorporate large-capacity memory. Each microcomputer has an LCD controller/driver, A/D converter, and zero-crossing detection circuit. Each also has a 32.768-kHz oscillator and low-power dissipation modes.

The HD404328 Series includes eight chips: the HD404324 and HD404324U with 4-kword ROM; the HD404326 and HD404326U with 6-kword ROM; the HD404328 and HD404328U with 8-kword ROM; the HD4074329 and HD4074329U with 16-kword PROM. The HD404324U, HD404326U, HD404328U and HD4074329U are designed to reduce current dissipation in subactive mode and watch mode.

The HD4074329 and HD4074329U, which include PROM, are ZTAT™ microcomputers that can dramatically shorten system development periods and smooth the process from debugging to mass production. (The PROM program specifications are the same as for the 27256.)

Features

- 4,096-word × 10-bit ROM (HD404324, HD404324U)
 6,144-word × 10-bit ROM (HD404326, HD404326U)
- 8,192-word × 10-bit ROM (HD404328, HD404328U) 16,384-word × 10-bit PROM (HD4074329, HD4074329U)
- 280-digit × 4-bit RAM (HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U)
 536-digit × 4-bit RAM (HD4074329, HD4074329U)
- 35 I/O pins
 - 2 input pins
 - 33 input/output pins, including 8 high-current pins (15 mA, max.) and 16 pins multiplexed with LCD segment pins
- Three timer/counters
- 8-bit clock-synchronous serial interface
- 8-bit × 4-channel A/D converter
- 12-digit LCD controller/driver (24 SEG × 4COM) (HD404324U, HD404326U, HD404328U, HD4074329U: External LCD voltage division resistors are required)



- Zero-crossing detection circuit
- Eight interrupt sources
 - Two external sources, including one double-edge function
 - Six internal sources
- Subroutine stack
 - Up to 16 levels, including interrupts
- Four low-power dissipation modes
 - Subactive mode
 - Standby mode
 - Watch mode
 - Stop mode
- Built-in oscillator
 - Crystal or ceramic oscillator (external clock also enabled)
 - 32.768 kHz crystal subclock
- Instruction cycle time: $2 \mu s (f_{OSC} = 4 MHz)$
- Two operating modes
 - MCU mode
 - PROM mode (HD4074329, HD4074329U)


ZTAT™ is a trademark of Hitachi Ltd.

Ordering Information

Туре	Product Name	Model Name	ROM (Words)	RAM (Digits)	Package
Mask ROM	HD404324	HD404324S	4,096	280	DP-64S
		HD404324FS	<u> </u>		FP-64B
		HD404324H			FP-64A
	HD404326	HD404326S	6,144	=	DP-64S
		HD404326FS			FP-64B
		HD404326H			FP-64A
	HD404328	HD404328S	8,192	_	DP-64S
		HD404328FS			FP-64B
		HD404328H			FP-64A
	HD404324U*	HD404324US	4,096	_	DP-64S
		HD404324UFS			FP-64B
		HD404324UH			FP-64A
	HD404326U*	HD404326US	6,144	_	DP-64S
		HD404326UFS			FP-64B
		HD404326UH			FP-64A
	HD404328U*	HD404328US	8,192	=	DP-64S
		HD404328UFS	<u> </u>		FP-64B
		HD404328UH			FP-64A
ZTAT™	HD4074329	HD4074329S	16,384	536	DP-64S
		HD4074329FS	<u> </u>		FP-64B
	HD4074329U*	HD4074329US	<u> </u>		DP-64S
		HD4074329UFS			FP-64B

Note: * Type with external LCD voltage-dividing resistor.

Pin Arrangement



Pin Description


		Pin Numl	ber			
Item	Symbol	DP-64S DC-64S	FP-64B	FP-64A	_ //O	Function
Power supply	V _{cc}	64	58	56		Applies power voltage
	GND	16	10	8		Connected to ground
Test	TEST	10	4	2	I	Used for factory testing only; connect this pin to $\ensuremath{V_{\text{CC}}}$
Reset	RESET	13	7	5	I	Resets the MCU
Oscillator	OSC ₁	11	5	3	I	Input/output pins for the internal oscillator circuit; connect them to a crystal, ceramic, or external oscillator circuit
	OSC ₂	12	6	4	0	_
	X1	14	8	6	I	Used for a 32.768-kHz crystal for clock purposes; if not used, fix X1 to V_{CC} and leave X2 open
	X2	15	9	7	0	_
Port	D ₀ –D ₈	17–25	11–19	9–17	I/O	Input/output ports addressed by individual bits; pins D ₀ –D ₇ are high-current pins that can each supply up to 15 mA
	D ₉ , D ₁₀	26, 27	20, 21	18, 19	I	Input ports addressable by individual bits
	R0 ₀ -R5 ₃	28–51	22–45	20–43	I/O	Input/output ports addressable in 4-bit units
Interrupt	ĪNT ₀ , INT ₁	26, 27	20, 21	18, 19	I	Input pins for external interrupts
Serial interface	SCK	32	26	24	I/O	Serial interface clock input/output pin
	SI	33	27	25	I	Serial interface receive data input pin
	SO	34	28	26	0	Serial interface transmit data output pin
Buzzer	BUZZ	35	29	27	0	Buzzer signal output pin
LCD	V ₁ , V ₂ , V ₃	1–3	59–61	57–59		Power pins for LCD driver; can be left open in operation because they are connected by internal voltage division resistors (except for HD404324U, HD404326U, HD404328U and HD4074329U) Voltage conditions are: $V_{\rm CC} \ge V_1 \ge V_2 \ge V_3 \ge {\rm GND}$
	COM1-COM4	60–63	54–57	52–55	0	Common signal pins for LCD

HITACHI

Pin Number

Item	Symbol	DP-64S DC-64S	FP-64B	FP-64A	_ I/O	Function
A/D converter	AV _{cc}	4	62	60		Power pin for A/D converter; connect it to the same potential as $V_{\rm CC}$, as physically close as possible to the power source
	AV _{ss}	9	3	1		Ground for AV _{cc} ; connect it to the same potential as GND, as physically close as possible to the power source
	AN ₀ -AN ₃	5–8	63, 64, 1, 2	61–64	I	Analog input pins for 4-channel A/D converter
Zero- crossing detection	ZCD	25	19	17	I	Zero-crossing detection input pin
Counter	EVENT	25	19	17	I	Event count input pin

Block Diagram



Memory Map

ROM Memory Map

The ROM memory map is shown in figure 1 and described below.




Figure 1 ROM Memory Map

Vector Address Area (\$0000-\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

Zero-Page Subroutine Area (\$0000–\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (HD404324, HD404324U: \$0000-\$0FFF; HD404326, HD404326U: \$0000-\$17FF; HD404328, HD404328U: \$0000-\$1FFF; HD4074329, HD4074329U: \$0000-\$3FFF): Used for program coding.

HITACHI

RAM Memory Map

The MPU contains a 280-digit × 4-bit (HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U) or 536-digit × 4-bit (HD4074329, HD4074329U) RAM area consisting of a data area and a stack area. In addition, interrupt control bits and special registers are mapped onto the same RAM memory space outside this area. The RAM memory map is shown in figure 2 and described below.




Figure 2 RAM Memory Map

HITACHI

Interrupt Control Bits Area and Register Flag Area (\$000-\$003, \$020-\$023): Used for interrupt control bits and the bit register (figure 3). This area can be accessed only by RAM bit manipulation instructions. In addition, note that the interrupt request flag cannot be set by software, the RSP bit is used only to reset the stack prointer, and the WDON flag can be set only by the SEM and SEMD instructions.

Special Function Registers Area (\$004–\$01F, \$024–\$03F): Used as mode registers for external interrupts, serial interface, and timer/counters, and as data registers and as data control registers for I/O ports. As shown in figure 2, these registers can be classified into three types: write-only, read-only, and read/write. The SEM, SEMD, REM, and REMD instructions can be used for the LCD control register (LCR), but RAM bit manipulation instructions cannot be used for other registers.

LCD Data Area (\$050–\$067): Used for storing LCD data which is automatically output to LCD segments as display data. Data 1 lights the corresponding LCD segment; data 0 extinguishes it.

Data Area (HD404324, HD404324U, HD404326, HD404326U, HD404328U: \$040-\$04F and \$070-\$11F, HD4074329, HD4074329U: \$040-\$04F and \$070-\$21F): The memory registers (MR), which consist of 16 digits (\$040-\$04F), can be accessed by the LAMR and XMRA instructions. Its structure is shown in figure 4.

Stack Area (\$3C0-\$3FF): Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine calls (CAL, CALL) and interrupts. This area can be used as a 16-level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 4.

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

	Bit 3 Bit 2		Bit 1	Bit 0		
0	IMO (IM of INT ₀)	IFO RSP IE (IF of INT ₀) (Reset SP bit) (Interrupt enable flag)		\$000		
1	IMTA (IM of timer A)	IFTA IM1 IF1 (IF of timer A) (IM of INT ₁) (IF of INT ₁)		\$001		
2	IMTC (IM of timer C)	IFTC (IF of timer C)	IMTB (IM of timer B)	IFTB (IF of timer B)	\$002	
3	IMAD (IM of A/D)	IFAD (IF of A/D)	IMZC (IM of ZCD)	IFZC (IF of ZCD)	\$003	
	DTON	4505	MIDON	1,001		
32	DTON (Direct transfer on flag)	ADSF (A/D start flag)	WDON (Watchdog on flag)	LSON (Low speed on flag)	\$020	
33						
34	Not used					
35	IMS (IM of serial interface)	IFS (IF of serial interface)			\$023	

IF: Interrupt request flag

IM: Interrupt mask

IE: Interrupt enable flag

SP: Stack pointer

Note: Bits in the interrupt control bits area and register flag area are set by the SEM or SEMD instruction, reset by the REM or REMD instruction, and tested by the TM or TMD instruction. Other instructions have no effect.

However, note the following usage limitations of RAM bit manipulation instructions.

	SEM/SEMD	REM/REMD	TM/TMD
IF	Not executed	Allowed	Allowed
RSP	Not executed	Allowed	Inhibited
WDON	Allowed	Not executed	Inhibited
DTON	Not executed in active mode	Allowed	Allowed
	Used in subactive mode		

Note: WDON is reset by MCU reset.

DTON is always reset in active mode.

If the TM or TMD instruction is executed for the inhibited bits or non-existing bits,

the value in ST becomes invalid.

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas




Figure 4 Configuration of Memory Registers and Stack Area, and Stack Position

Functional Description

Registers and Flags

The MCU has nine registers and two flags for CPU operations. They are shown in figure 5 and described below.




Figure 5 Registers and Flags

Accumulator (A), B Register (B): Four-bit registers used to hold results from the arithmetic logic unit (ALU) and transfer data between memory, I/O, and other registers.

HITACHI

W Register (W), X Register (X), Y Register (Y): Two-bit (W) and four-bit (X and Y) registers used for indirect RAM addressing. The Y register is also used for D-port addressing.

SPX Register (SPX), SPY Register (SPY): Four-bit registers used to supplement the X and Y registers.

Carry Flag (CA): One-bit flag that stores any ALU overflow generated by an arithmetic operation. CA is affected by the SEC, REC, ROTL, and ROTR instructions. A carry is pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction—but not by the RTN instruction.

Status Flag (ST): One-bit flag that latches any overflow generated by an arithmetic or compare instruction, not-zero decision from the ALU, or result of a bit test. ST is used as a branch condition of the BR, BRL, CAL, and CALL instructions. The contents of ST remain unchanged until the next arithmetic, compare, or bit test instruction is executed, but become 1 after the BR, BRL, CAL, or CALL instruction is read, regardless of whether the instruction is executed or skipped. The contents of ST are pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction—but not by the RTN instruction.

Program Counter (PC): A 14-bit counter that points to the ROM address of the instruction being executed.

Stack Pointer (SP): Ten-bit pointer that contains the address of the stack area to be used next. The SP is initialized to \$3FF by MCU reset, is decremented by 4 when data is pushed onto the stack, and is incremented by 4 when data is popped from the stack. Since the top four bits of the SP are fixed at 1111, a stack of up to 16 levels can be used.

The SP can be initialized to \$3FF in another way: by resetting the RSP bit with the REM or REMD instruction.

Reset

The MCU is reset by inputting a high-level voltage to the RESET pin. At power-on or when stop mode is cancelled, RESET must be high for at least one t_{RC} to enable the oscillator to stabilize. During operation, RESET must be high for at least two instruction cycles.

Initial values after MCU reset are shown in table 1.

Table 1 Initial Values After MCU Reset

Item		Abbr.	Initial Value	Contents
Program counte	er	(PC)	\$0000	Indicates program execution point from start address of ROM area
Status flag		(ST)	1	Enables conditional branching
Stack pointer		(SP)	\$3FF	Stack level 0
Interrupt flags/mask	Interrupt enable flag	(IE)	0	Inhibits all interrupts
	Interrupt request flag	(IF)	0	Indicates there is no interrupt request
	Interrupt mask	(IM)	1	Prevents (masks) interrupt requests
I/O	Port data register	(PDR)	All bits 1	Enables output at level 1
	Data control register	(DCR)	All bits 0	Turns output buffer off (to high impedance)
	Port mode register A	(PMRA)	0000	Refer to description of port mode register A
	Port mode register B	(PMRB)	00	Refer to description of port mode register B
	Port mode register C	(PMRC)	0000	Refer to description of port mode register C
	Interrupt mode register	(IMR)	0000	Refer to description of interrupt mode register
Timer/ counters, serial interface	Timer mode register A	(TMA)	0000	Refer to description of timer mode register A
	Timer mode register B	(TMB)	0000	Refer to description of timer mode register B
	Timer mode register C	(TMC)	0000	Refer to description of timer mode register C
	Serial mode register	(SMR)	0000	Refer to description of serial mode register
	Prescaler S		\$000	_
	Prescaler W		\$00	_
	Timer counter A	(TCA)	\$00	_
	Timer counter B	(TCB)	\$00	_

Item		Abbr.	Initial Value	Contents
Timer/ counters, serial interface	Timer counter C	(TCC)	\$00	_
	Timer load register B	(TLR)	\$00	_
	Timer load register C	(TCR)	\$00	_
	Octal counter		000	_
A/D	A/D mode register	(AMR)	00-0	Refer to description of A/D mode register
LCD	LCD control register	(LCR)	000	Refer to description of LCD control register
	LCD mode register	(LMR)	0000	Refer to description of LCD duty cycle/clock control register
	LCD output register	(LOR)	0000	Refer to description of LCD output register
Bit register	Low speed on flag	(LSON)	0	Refer to description of low-power dissipation modes
	Watchdog timer on flag	(WDON)	0	Refer to description of timer C
	A/D start flag	(ADSF)	0	Refer to description of A/D converter
	Direct transfer on flag	(DTON)	0	Refer to description of low-power dissipation modes
Miscellaneous r	egister	(MIS)	0000	Refer to description of miscellaneous register

Note: The statuses of other registers and flags after MCU reset are as follows:

Item	Abbr.	Status After Cancellation of Stop Mode by MCU Reset	Status After Cancellation of all Other Types of Modes by MCU Reset
Carry flag	(CA)	Pre-MCU-reset values are not guaranteed: values must be initialized by program	Pre-MCU-reset values are not guaranteed: values must be initialized by program
Accumulator	(A)	_	
B register	(B)	_	
W register	(W)	_	
X/SPX register	(X/SPX)	_	
Y/SPY register	(Y/SPY)	_	
Serial data register	(SR)	_	
A/D data register	(ADRL, ADRU)		
RAM		Pre-MCU-reset (pre-STOP-instruction) values are retained	_

Interrupts

The MCU has eight interrupt sources: two external signals ($\overline{\text{INT}}_0$ and $\overline{\text{INT}}_1$), three timer/counters (timer A, timer B, and timer C), serial interface, zero-crossing detection, and A/D converter.

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

Vector addresses are shared by serial interface and A/D converter interrupt causes, so software must first check which type of request has occurred.

Interrupt Control Bits and Interrupt Servicing: Locations \$000–\$003 and \$020–\$023 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1.

A block diagram of the interrupt control circuit is shown in figure 6, interrupt priorities and vector addresses are listed in table 2, and interrupt processing conditions for the eight interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0. If the IE is 1 at that point, the interrupt is processed. Priority control logic generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 7 and an interrupt processing flowchart is shown in figure 8. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry flag, status flag, and program counter values are pushed onto the stack during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.




Figure 6 Block Diagram of Interrupt Control Circuit

Table 2 Vector Addresses and Interrupt Priorities

Reset/Interrupt	Priority	Vector Address
RESET	_	\$0000
ĪNT ₀	1	\$0002
INT ₁	2	\$0004
Timer A	3	\$0006
Timer B	4	\$0008
Timer C	5	\$000A
ZCD	6	\$000C
A/D, Serial	7	\$000E

Table 3 Interrupt Processing and Activation Conditions

Interrupt Cause

Interrupt Control Bit	ĪNT _o	INT ₁	Timer A	Timer B	Timer C	ZCD	A/D, Serial
IE	1	1	1	1	1	1	1
IF0 IM0	1	0	0	0	0	0	0
IF1 IM1	*	1	0	0	0	0	0
IFTA IMTA	*	*	1	0	0	0	0
IFTB IMTB	*	*	*	1	0	0	0
IFTC IMTC	*	*	*	*	1	0	0
IFZC IMZC	*	*	*	*	*	1	0
IFAD IMAD+ IFS IMS	*	*	*	*	*	*	1

Note: Bits marked * can be either 0 or 1. Their values have no effect on operation.




Figure 7 Interrupt Processing Sequence




Figure 8 Interrupt Processing Flowchart

HITACHI

Interrupt Enable Flag (IE: \$000, Bit 0): Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as shown in table 4.

Table 4 Interrupt Enable Flag

IE	Interrupt Enabled/Disabled
0	Disabled
1	Enabled

External Interrupts (INT₀, INT₁): Specified by port mode register A (PMRA: \$004).

External Interrupt Request Flags (IF0: \$000, Bit 2; IF1: \$001, Bit 0): Set at the rising or falling edges of the \overline{INT}_0 and INT_1 inputs, as shown in table 5.

Table 5 External Interrupt Request Flags

IF0, IF1	Interrupt Request
0	No
1	Yes

IF0 is set at the falling edge of signals input to \overline{INT}_0 , and IF1 is set at the rising and falling edges of signals input to INT_1 . The INT_1 interrupt edge is selected by the interrupt mode register (IMR: \$010), as shown in figure 9.




Figure 9 Interrupt Mode Register

External Interrupt Masks (IM0: \$000, Bit 3; IM1: \$001, Bit 1): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as shown in table 6.

Table 6 External Interrupt Masks

IMO, IM1	Interrupt Request
0	Enabled
1	Disabled (Masked)

Timer A Interrupt Request Flag (IFTA: \$001, Bit 2): Set by overflow output from timer A, as shown in table 7.

Table 7 Timer A Interrupt Request Flag

IFTA	Interrupt Request
0	No
1	Yes

Timer A Interrupt Mask (IMTA: \$001, Bit 3): Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as shown in table 8.

Table 8 Timer A Interrupt Mask

IMTA	Interrupt Request
0	Enabled
1	Disabled (Masked)

Timer B Interrupt Request Flag (IFTB: \$002, Bit 0): Set by overflow output from timer B, as shown in table 9.

Table 9 Timer B Interrupt Request Flag

IFTB	Interrupt Request
0	No
1	Yes

Timer B Interrupt Mask (IMTB: \$002, Bit 1): Prevents (masks) an interrupt request caused by the timer B interrupt request flag, as shown in table 10.

Table 10 Timer B Interrupt Mask

IMTB	Interrupt Request
0	Enabled
1	Disabled (Masked)

Timer C Interrupt Request Flag (IFTC: \$002, Bit 2): Set by overflow output from timer C, as shown in table 11.

Table 11 Timer C Interrupt Request Flag

IFTC	Interrupt Request
0	No
1	Yes

Timer C Interrupt Mask (IMTC: \$002, Bit 3): Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as shown in table 12.

Table 12 Timer C Interrupt Mask

IMTC	Interrupt Request
0	Enabled
1	Disabled (Masked)

Zero-Crossing Interrupt Request Flag (IFZC: \$003, Bit 0): Set by a zero crossing of an AC input signal, as shown in table 13. The interrupt edge is selected by the interrupt mode register (IMR: \$010), as shown in figure 9.

Table 13 Zero-Crossing Interrupt Request Flag

IFZC	Interrupt Request
0	No
1	Yes

Zero-Crossing Interrupt Mask (IMZC: \$003, Bit 1): Prevents (masks) an interrupt request caused by the zero-crossing interrupt request flag, as shown in table 14.

Table 14 Zero-Crossing Interrupt Mask

IMZC	Interrupt Request
0	Enabled
1	Disabled (Masked)

A/D Interrupt Request Flag (IFAD: \$003, Bit 2): Set at the completion of A/D conversion, as shown in table 15.

Table 15 A/D Interrupt Request Flag

IFAD	Interrupt Request
0	No
1	Yes

A/D Interrupt Mask (IMAD: \$003, Bit 3): Prevents (masks) an interrupt request caused by the A/D interrupt request flag, as shown in table 16.

Table 16 A/D Interrupt Mask

IMAD	Interrupt Request
0	Enabled
1	Disabled (Masked)

Serial Interrupt Request Flag (IFS: \$023, Bit 2): Set when the octal counter counts the eighth transmit clock signal or when data transfer is discontinued by resetting the octal counter (table 17).

Table 17 Serial Interrupt Request Flag

IFS	Interrupt Request
0	No
1	Yes

Serial Interrupt Mask (IMS: \$023, Bit 3): Prevents (masks) an interrupt request caused by the serial interrupt request flag, as shown in table 18.

Table 18 Serial Interrupt Mask

IMS	Interrupt Request
0	Enabled
1	Disabled (Masked)

Operating Modes

The MCU has five operating modes that are specified by how the clock is used. The functions available in each mode are listed in table 19, and operations are shown in table 20. Transitions between operating modes are shown in figure 10.

Table 19 Functions Available in Each Operating Mode

Mode Name

		Active	Standby	Stop	Watch	Subactive*4
Activation m	nethod	RESET cancellation, interrupt request	SBY instruction	TMA3 = 0 STOP instruction	TMA3 = 1 STOP instruction	INT ₀ or timer A interrupt request from watch mode
Status	System oscillator	OP	OP	Stopped	Stopped	Stopped
	Subsystem oscillator	OP	OP	*1 OP	ОР	OP
	Instruction execution (Ø _{CPU})	OP	Stopped	Stopped	Stopped	OP
	Interrupt function interrupt (Ø _{PER})	OP	OP	Stopped	Stopped	* ⁵ OP
	Clock function interrupt (Ø _{CLK})	OP	OP	Stopped	*2 OP	* ² OP
	RAM	ОР	Retained	Retained	Retained	OP
	Registers/flags	OP	Retained	Reset*6	Retained	Retained/ operating
	I/O	OP	Retained	Reset*3	Retained	OP
Cancellation method		RESET input, STOP/SBY instruction	RESET input interrupt request	RESET input	RESET input, INT ₀ or timer A interrupt request	RESET input, STOP/SBY instruction

Notes: OP: indicates in operation

- 1. To reduce current dissipation, stop all oscillation in external circuits.
- 2. Refer to the Interrupt Frame section for details.
- 3. Output pins are at high impedance.
- 4. Subactive mode is an optional function; specify it on the function option list.
- 5. The A/D converter does not operate.
- 6. Port mode register B retains the contents it had in active mode.

		System Clock (Ø _{CPU})		
		Operating	Stopped	
Non-Time-Base Peripheral Function Clock (Ø _{PER})	Operating	Active mode	Standby mode	
		Subactive mode		
	Stopped	_	Watch mode (TMA3 = 1)	
			Stop mode (TMA3 = 0)	

Table 20 Operations in Low-Power Dissipation Modes

Function	Stop Mode	Watch Mode	Standby Mode	Subactive Mode*3
CPU	Reset	Retained	Retained	OP
RAM	Retained	Retained	Retained	OP
Timer A	Reset	OP	OP	OP
Timer B	Reset	Stopped	OP	OP
Timer C	Reset	Stopped	OP	OP
Serial interface	Reset	Stopped*3	OP	OP
LCD	Reset	OP	OP	OP
I/O	Reset*1	Retained	Retained	OP
A/D	Reset	Stopped	OP	Stopped
Zero-crossing	Stopped*4	Stopped*4	OP	OP
detection				

Notes: OP: indicates in operation

- 1. Output pins are at high impedance.
- 2. Subactive mode is an optional function specified on the function option list.
- 3. Transmission/reception is activated if a clock is input in external clock mode. (However interrupts stop.)
- 4. The bias circuits still operate when the $D_8/ZCD/\overline{EVENT}$ pin is set to ZCD.




Figure 10 MCU Status Transitions

Active Mode: The MCU operates according to the clock generated by the system oscillators OSC₁ and OSC₂.

Standby Mode: The MCU enters standby mode when the SBY instruction is executed from active mode. In this mode, the oscillators, interrupts, timer/counters, and serial interface continue to operate, but all instruction execution-related clocks stop. The stopping of these clocks stops the CPU, retaining all RAM and register contents and maintaining the current I/O pin status.

The standby mode is terminated by a RESET input or an interrupt request. If it is terminated by RESET input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and resumes, executing the next instruction after the SBY instruction. If the interrupt enable flag is 1, that interrupt is then processed; if it is 0, the interrupt request is left pending and normal instruction execution continues. A flowchart of operation in standby mode is shown in figure 11.




Figure 11 MCU Operation Flowchart

Stop Mode: The MCU enters stop mode if the STOP instruction is executed in active mode when TMA3 = 0. In this mode, the system oscillator stops, which stops all MCU functions as well.

The stop mode is terminated by a RESET input as shown in figure 12. RESET must be high for at least one t_{RC} to stabilize oscillation (refer to the AC Characteristics section). When the MCU restarts after stop mode is cancelled, all RAM contents are retained, but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry flag, and serial data register cannot be guaranteed.




Figure 12 Timing of Stop Mode Cancellation

Watch Mode: The MCU enters watch mode if the STOP instruction is executed in active mode when TMA3 = 1, or if the STOP or SBY instruction is executed in subactive mode.

The watch mode is terminated by a RESET input or a timer-A/ \overline{INT}_0 interrupt request. For details of RESET input, refer to the Stop Mode section. When terminated by a timer-A/ \overline{INT}_0 interrupt request, the MCU enters active mode if LSON is 0, or subactive mode if LSON is 1. After an interrupt request is generated, the time required to enter active mode is t_{RC} for a timer A interrupt, and T_X (where $T + t_{RC} < T_X < 2T + t_{RC}$) for an \overline{INT}_0 interrupt, as shown in figures 13 and 14.




Figure 13 Interrupt Frame




Figure 14 Miscellaneous Register

HITACHI

Operation during mode transition is the same as that at standby mode cancellation (figure 11).

Subactive Mode: The CPU operates with a clock generated by the X1 and X2 oscillation circuits. Functions that can operate in subactive mode are listed in table 20. When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active mode, depending on the statuses of LSON and DTON. The DTON flag can only be set in subactive mode; it is automatically reset after a transition to active mode.

The subactive mode is an optional function that the user must specify on the function option list.

Interrupt Frame: In watch and subactive modes, timer A and $\overline{\text{INT}}_0$ interrupts are generated in synchronism with the interrupt frame. Three interrupt frame lengths (T) can be selected by the settings of the miscellaneous register, as shown in figure 14.

The time from an interrupt strobe to interrupt request generation is the oscillation stabilization period (t_{RC}) , as shown in figure 13.

The interrupt request is generated synchronously with the interrupt strobe timing except during transition to active mode. The falling edge of the $\overline{\text{INT}}_0$ signal is input asynchronously with the interrupt frame timing, but it is regarded as input synchronously with the second interrupt strobe clock after the falling edge. An overflow and interrupt request in timer A is generated synchronously with the interrupt strobe timing.

Operation during the transition from watch mode to active mode is the same as that at standby mode cancellation (figure 11).

Direct Transfer: By controlling the DTON flag, the MCU will be placed directly from subactive to active mode. The detailed procedure is as follows:

- Set the DTON flag in subactive mode while LSON = 0 and DTON = 1.
- Execute the STOP or SBY instruction.
- After the oscillation stabilization time (a fixed value), the MCU will move automatically from subactive to active mode (see figure 15).

Note that DTON (\$020, bit 3) is valid only in subactive mode. When the MCU is in active mode, this flag is always at reset.

The transition time (t_D) from subactive to active mode is $t_{RC} < t_D < T + t_{RC}$.




Figure 15 Direct Transfer Timing

MCU Operation Sequence: The MCU operates in the sequence shown in figures 16 to 18. It is reset by an asynchronous RESET input, regardless of its state.

The low-power mode operation sequence is shown in figure 18. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.




Figure 16 MCU Operating Sequence (Power On)

HITACHI




Figure 17 MCU Operating Sequence (MCU Operation Cycle)




Figure 18 MCU Operating Sequence (Low-Power Mode Operation)

Limitation on Use

• In subactive mode, the timer A interrupt request or the external interrupt request ($\overline{\text{INT}}_0$) occurs in synchronism with the interrupt strobe. If the STOP or SBY instruction is executed at the same time with the interrupt strobe, these interrupt requests will be cancelled and its corresponding interrupt request flags (IFTA, IF0) will be not set.

In subactive mode, do not use the STOP or SBY instruction at the time of the interrupt strobe.

• When the MCU is in watch mode or subactive mode, if the high level period before the falling edge of INT₀ is shorter than the interrupt frame, INT₀ is not detected. Also, if the low level period after the falling edge of INT₀ is shorter than the interrupt frame, INT₀ is not detected.
Edge detection is shown in figure 19. The level of the INT₀ signal is sampled by a sampling clock. When this sampled value changes to low from high, a falling edge is detected.

In figure 20, the level of the $\overline{\text{INT}}_0$ signal is sampled by an interrupt frame. In (a) the sampled value is low at point A, and also low at point B. Therefore, a falling edge is not detected. In (b), the sampled value is high at point A, and also high at point B. A falling edge is not detected in this case either.

When the MCU is in watch mode or subactive mode, keep the high level and low level period of $\overline{\text{INT}}_0$ longer than interrupt frame.




Figure 19 Edge Detection




Figure 20 Sampling Example

Internal Oscillator Circuit

A block diagram of the internal oscillator circuit is shown in figure 22. As shown in table 21, crystal and ceramic oscillators can be connected to OSC_1 and OSC_2 , and a 32.768-kHz oscillator can be connected to X1 and X2. The system oscillator can also be operated by an external clock. Bit 3 of the miscellaneous register (MIS: \$00C) must be set according to the frequency of the oscillator connected to OSC_1 and OSC_2 .

Note: If the MIS register setting does not match the oscillator frequency, subsystems using 32-kHz oscillation will malfunction. Set the system oscillator frequency to anything outside the range of 1.0 MHz to 1.6 MHz when using 32-kHz oscillation.




Figure 21 Miscellaneous Register





Figure 22 Internal Oscillator Circuit

Table 21 Oscillator Circuit Examples



Notes: 1. Circuit constants differ with different types of crystal and ceramic oscillators, and with the stray capacitance of the board, so consult the manufacturer of the oscillator to determine the circuit parameters.

- 2. The wiring between the OSC₁ and OSC₂ pins (X1 and X2 pins) and the other elements should be as short as possible, and must not cross other wiring. Refer to figure 23.
- 3. If not using a 32.768-kHz crystal oscillator, fix the X1 pin to V_{CC} and leave the X2 pin open.




Figure 23 Typical Layout of Crystal and Ceramic Oscillators


Input/Output

The MCU has 2 input pins and 33 input/output pins, 8 of the input/output pins being large-current pins (15 mA, max.). A program-controlled pull-up MOS transistor is provided for each input/output pin.

The output buffer is turned on and off by the data control register (DCR) during input through an input/output pin.

I/O pin circuit types are shown in table 22.

Table 22 Circuit Configurations of I/O Pins



Note: For details of the R1₂ /SO pin, refer to note 2 of table 23.


D Port (D_0 – D_{10}): Consist of 9 input/output pins and 2 input pins. Pins D_0 – D_7 are high-current I/O pins, D_8 is an ordinary input/output pin, and D_9 and D_{10} are input-only pins. These pins are set by the SED and SEDD instructions, reset by the RED and REDD instructions, and tested by the TD and TDD instructions.

The operating modes of D_8 – D_{10} are set by bits 2 and 3 of port mode register A (PMRA) and bits 0 and 1 of port mode register B (PMRB), as shown in figure 24. The on/off status of the output buffer is controlled by D port data control registers (DCRB, DCRC, and DCRD) that are mapped to memory addresses.

R Ports: Accessed in 4-bit units. Data is input to these ports by the LAR and LBR instructions and output from them by the LRA and LRB instructions. The on/off status of the output buffers of the R ports are controlled by R port data control registers (DCR0–DCR5) that are mapped to memory addresses.


Pins R1₀–R1₃ are multiplexed with pins \overline{SCK} , SI, SO, and BUZZ, respectively. The operating modes of these pins are controlled by bit 3 of the serial mode register (SMR), bits 1 and 0 of port mode register A (PMRA), and bit 2 of port mode register C (PMRC), as shown in figure 24.

Ports R2–R5 are multiplexed with SEG1–SEG16. The functions of these pins must be specified by the LCD output register (LOR: \$015).




SMR	Port
Bit 3	Selection
0	R1 ₀
1	SCK

Port mode register A (PMRA): \$004



PMRA	Port	PMRA	Port	PMRA	Port	PMRA	Port
Bit 3	Selection	Bit 2	Selection	Bit 1	Selection	Bit 0	Selection
0	D ₁₀	0	D ₉	0	R1 ₁	0	R1 ₂
1	INT ₁	1	ĪNT ₀	1	SI	1	SO

Port mode register B (PMRB): \$011



PM	RB	Port
Bit 1	Bit 0	Selection
0	0	ZCD (low sensitivity)
	1	ZCD (high sensitivity)*
1	0	D ₈
'	1	EVENT

Note:* Becomes low sensitivity in subactive mode.

Figure 24 I/O Switching Mode Registers

HITACHI




Figure 24 I/O Switching Mode Registers (cont)

Pull-Up MOS Transistor Control: A program-controlled pull-up MOS transistor is provided for each input/output pin. The on/off status of all these transistors is controlled by bit 3 of port mode register C (PMRC), and the on/off status of an individual transistor can also be controlled by the port data register of the corresponding pin—enabling on/off control of that pin alone.

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.

The configuration of the I/O buffer is shown in figure 25, and the configurations of various program-controlled I/O circuits are given in table 23.

How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to V_{CC} to prevent LSI malfunctions due to noise. These pins must either be pulled up to V_{CC} by their pull-up MOS transistors or by resistors of about $100 \text{ k}\Omega$.

HITACHI




Figure 25 I/O Buffer Configuration

Table 23 Programmable I/O Circuits

PMRC, E	Bit 3	0				1			
DCR		0		1		0		1	
PDR		0	1	0	1	0	1	0	1
CMOS	PMOS (A)	Off	Off	Off	On	Off	Off	Off	On
Buffer	NMOS (B)	Off	Off	On	Off	Off	Off	On	Off
Pull-Up MOS Transistor		Off	Off	Off	Off	Off	On	Off	On

Notes:

- 1. Various I/O methods can be selected by different combinations of settings of the above mode registers (PMRC3, DCR, PDR).
- 2. The PMOS (A) transistor of the R1₂/SO pin can be turned off by setting bit 2 of the miscellaneous register (MIS) to 1.

MIS	R1 ₂ /SO Pin
Bit 2	PMOS (A)
0	On
1	Off

3. The relationships between DCRs and pins are as shown on the right.

DCR	Bit 3	Bit 2	Bit 1	Bit 0
DCR0	R0 ₃	R0 ₂	R0 ₁	R0 ₀
DCR1	R1 ₃	R1 ₂	R1 ₁	R1 ₀
DCR2	R2 ₃	R2 ₂	R2 ₁	R2 ₀
DCR3	R3 ₃	R3 ₂	R3 ₁	R3 ₀
DCR4	R4 ₃	R4 ₂	R4 ₁	R4 ₀
DCR5	R5 ₃	R5 ₂	R5 ₁	R5 ₀
DCRB	D ₃	D ₂	D ₁	D ₀
DCRC	D ₇	D ₆	D ₅	D ₄
DCRD	_	_	_	D ₈

Timers

The MCU has two prescalers (S and W) and three timer/counters (A, B, and C).

Prescaler S: Eleven-bit counter that inputs a system clock signal. After being initialized to \$000 by MCU reset, prescaler S divides the system clock. Prescaler S keeps counting, except in watch and stop modes, and at MCU reset. Of the prescaler S outputs, timer A input clock, timer B input clock, timer C input clock, and serial interface transmit clock are selected by timer mode register A (TMA), timer mode register B (TMB), timer mode register C (TMC), and the serial mode register (SMR).

Prescaler W: Five-bit counter that inputs the X1 input clock signal divided by eight. Prescaler W output can be selected as a timer A input clock by timer mode register A (TMA).

Timer A: Eight-bit timer that can be used as a clock time-base (figure 26). It is initialized to \$00 and incremented at each input clock. If an input clock is applied to timer A after it has reached \$FF, an overflow that sets the timer A interrupt request flag (IFTA: \$001, bit 2) is generated, and timer A restarts from \$00.

Timer A is used to generate regular interrupts (every 256 clocks) for measuring times between events. It can also be used as a clock time-base when bit 3 of timer mode register A (TMA) is set to 1. The timer is driven by the 32-kHz oscillator clock frequency divided by prescaler W, and the clock input to timer A is controlled by TMA. In this case, prescaler W and timer A can be initialized to \$00 by software.




Figure 26 Timer A Block Diagram

HITACHI

Timer B (TCBL and TLRL: \$00A, TCBU and TLRU: \$00B): Eight-bit write-only timer load register (TLRL and TLRU) and read-only timer counter (TCBL and TCBU) located at the same addresses. The eight-bit configuration consists of lower and upper digits located at sequential addresses. A block diagram of timer B is shown in figure 27.

Timer counter B is initialized by writing to timer load register B (TLR). In this case, the lower nibble must be written to first. The contents of TLR are loaded into the timer counter at the same time the upper nibble is written to, initializing the timer counter. TLR is initialized to \$00 by MCU reset.

The count of timer B is obtained by reading timer counter B. In this case, the upper digit must be read first; the count is latched when the upper nibble is read. An auto-reload function, input clock source, and prescaler division ratio of timer B depend on the state of timer mode register B (TMB). When an external event input is used as the input clock source of TMB, the $D_8/ZCD/\overline{EVENT}$ pin must be set to function as the ZCD or \overline{EVENT} pin by setting port mode register B (PMRB: \$011).

Timer B is initialized to the value set in TMB by software, and is then incremented by one by each clock input. If an input is applied to timer B after it has reached \$FF, an overflow is generated. In this case, if the auto-reload function is enabled, timer B is initialized to its initial value; if auto-reload is disabled, the timer is initialized to \$00. The overflow sets the timer B interrupt request flag (IFTB: \$002, bit 0).




Figure 27 Timer B Free-Running and Reload Operation Block Diagram

Timer C (**TCCL** and **TCRL**: \$00A, **TCCU** and **TCRU**: \$00B): Eight-bit write-only timer load register (TCRL and TCRU) and read-only timer counter (TCCL and TCCU) located at the same addresses. The eight-bit configuration consists of lower and upper digits located at sequential addresses. The operation of timer C is basically the same as that of timer B. A block diagram of timer C is shown in figure 28.

The auto-reload function and prescaler division ratio of timer C depend on the state of timer mode register C (TMC). Timer C is initialized to the value set in TMC by software, then is incremented by one at each clock input. If an input is applied to timer C after it has reached \$FF, an overflow is generated. In this case, if the auto-reload function is enabled, timer C is initialized to its initial value; if auto-reload is disabled, the timer is initialized to \$00. The overflow sets the timer C interrupt request flag (IFTC: \$002, bit 2).

Timer C also functions as a watchdog timer. If a program routine runs out of control and an overflow is generated while the watchdog on (WDON) flag is set, the MCU is reset. This error can be detected by having the program control timer C reset before timer C reaches \$FF.

The WDON can only have 1 written to it; it is cleared to 0 only by MCU reset.




Figure 28 Timer C Block Diagram

HITACHI

Timer Mode Register A (TMA: \$008): Four-bit write-only register that controls timer A as shown in table 24.

Table 24 Timer Mode Register A

TMA

Bit 3	Bit 2	Bit 1	Bit 0	Source Prescaler, Input Clock Period, Op	perating Mode
0	0	0	0	PSS, 2048 t _{cyc}	Timer A mode
			1	PSS, 1024 t _{cyc}	
		1	0	PSS, 512 t _{cyc}	
			1	PSS, 128 t _{cyc}	_
	1	0	0	PSS, 32 t _{cyc}	
			1	PSS, 8 t _{cyc}	
		1	0	PSS, 4 t _{cyc}	
			1	PSS, 2 t _{cyc}	
1	0	0	0	PSW, 32 t _{subcyc}	Time-base mode
			1	PSW, 16 t _{subcyc}	
		1	0	PSW, 8 t _{subcyc}	
			1	PSW, 2 t _{subcyc}	
	1	0	0	PSW, 1/2 t _{subcyc}	
			1	Do not use	
		1	0	PSW, TCA reset	
			1	_	

Notes: 1. t_{subcyc} = 244.14 µs (when 32.768-kHz crystal oscillator is used)

- 2. $t_{evc} = 1.9074 \,\mu s$ (when 4.1943-MHz crystal oscillator is used)
- 3. Timer counter overflow output period (seconds) = input clock period (seconds) \times 256.
- 4. If PSW or TCA reset is selected while the LCD is operating, LCD operation halts (power switch goes off and all SEG and COM pins are grounded).
 - When an LCD is connected for display, the PSW and TCA reset periods must be set in the program to the minimum.
- 5. The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur.

Timer Mode Register B (TMB: \$009): Four-bit write-only register that selects the auto-reload function, input clock source, and the prescaler division ratio as shown in table 25. It is initialized to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle. Timer B initialization set by writing to TMB must be done after a mode change becomes valid.

Table 25 Timer Mode Register B

TMB

Bit 3	Auto Reload Function
0	Disabled
1	Enabled

TMB

Bit 2	Bit 1	Bit 0	Input Clock Period/ Input Clock Source	
0	0	0	2048 t _{cyc}	
		1	512 t _{cyc}	
	1	0	128 t _{cyc}	
		1	32 t _{cyc}	
1	0	0	8 t _{cyc}	
		1	4 t _{cyc}	
	1	0	2 t _{cyc}	
		1	ZCD/EVENT (external event input)	

Timer Mode Register C (TMC: \$00D): Four-bit write-only register that selects the auto-reload function and prescaler division ratio as shown in table 26. It is initialized to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle. Timer C initialization set by writing to TMC must be done after a mode change becomes valid.

Table 26 Timer Mode Register C

TMC

Bit 3	Auto Reload Function
0	Disabled
1	Enabled

TMC

Bit 2	Bit 1	Bit 0	Input Clock Period
0	0	0	2048 t _{cyc}
		1	1024 t _{cyc}
	1	0	512 t _{cyc}
		1	128 t _{cyc}
1	0	0	32 t _{cyc}
		1	8 t _{cyc}
	1	0	4 t _{cyc}
		1	2 t _{cyc}

Pulse Output

The MCU has a built-in pulse output function called BUZZ. The pulse frequency can be selected from the prescaler S's outputs, and the output frequency depends on the state of port mode register C (PMRC: \$012), as shown in table 27. The duty cycle of the pulse output is fixed at 50%. When the pulse output function is used, the R1₃/BUZZ pin must be specified as BUZZ by PMRC.

Table 27 Port Mode Register C

PMRC

Bit 1	Bit 0	Prescaler Division Ratio
0	0	÷ 1024
	1	÷ 512
1	0	÷ 256
	1	÷ 128

Serial Interface

The MCU has a clock-synchronous serial interface which transmits and receives 8-bit data.

The serial interface consists of a serial data register (SR), serial mode register (SMR), port mode register A (PMRA), octal counter, and selector, as shown in figure 29. The R1₀/SCK pin and the transmit clock are controlled by writing data to the SMR. The transmit clock shifts the contents of the SR, which can be read and written to by software, before transmission starts between two MCUs.

The serial interface is activated by the STS instruction. The octal counter is reset to 000 by this instruction, it starts counting at the falling edge of the transmit clock (SCK), and it increments at the rising edge of the clock. A serial interrupt request flag is set when the eighth transmit clock signal is input (the serial interface is reset) or when serial transmission is discontinued (the octal counter is reset).




Figure 29 Serial Interface Block Diagram

Serial Mode Register (SMR: \$005): Four-bit write-only register that controls the R1₀/SCK pin, transmit clock, and prescaler division ratio as shown in figure 30. Writing to this register initializes the serial interface.

A write signal input to the serial mode register discontinues the input of the transmit clock to the serial data register and octal counter. Therefore, if a write is performed during data transmission, the octal counter is reset to 000 to stop transmission, and, at the same time, the serial interrupt request flag is set.

Write operations are valid from the second instruction execution cycle, so the STS instruction must be executed after at least two cycles have been executed. The serial mode register is initialized to \$0 by MCU reset.




Figure 30 Serial Mode Register

Serial Data Register (**SRL:** \$006, **SRU:** \$007): Eight-bit read/write register separated into upper and lower digits located at sequential addresses. Data in this register is output from the SO pin, LSB first, in synchronism with the falling edge of the transmit clock; and data is input, LSB first, through the SI pin at the rising edge of the transmit clock. Input/output timing is shown in figure 31.

Data cannot be read or written during serial data transmission. If a read/write occurs during transmission, the accuracy of the resultant data cannot be guaranteed.




Figure 31 Timing of Serial Interface Output

Selecting and Changing Operating Mode: Table 28 lists the serial interface's operating modes. To select an operating mode, use one of these combinations of PMR and SMR settings; to change the operating mode, always initialize the serial interface internally by writing data to the SMR.

Table 28 Serial Interface Operating Modes

SMR PMRA			
Bit 3	Bit 1	Bit 0	Operating Mode
1	0	0	Continuous clock output mode
		1	Transmit mode
	1	0	Receive mode
		1	Transmit/receive mode

Serial Interface Operation: Three operating modes are provided for the serial interface; transitions between them are shown in figure 32.

In STS wait state, the serial interface is initialized and the transmit clock is ignored. If the STS instruction is then executed, the serial interface enters transmit clock wait state.

In transmit clock wait state, input of the transmit clock increments the octal clock, shifts the serial clock register, and activates serial transmission. However, note that if clock output mode is selected, the transmit clock is continuously output but data is not transmitted.

During transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000, and the serial interface enters transmit clock wait state. If the state changes from transmit to another state, the serial interrupt request flag is set by the octal counter reaching 000.

In this state, if the internal clock has been selected, the transmit clock is output in answer to the execution of the STS instruction, but serial transmission is inhibited after the eighth clock is output.

If port mode register A (PMRA) is written to in transmit clock wait state or transfer state, the serial mode register (SMR) must be written to, to initialize the serial interface. The serial interface then enters STS wait state.

If the serial interface shifts from transfer state to another state, the octal counter returns to 000, setting the serial interrupt request flag.




Figure 32 Serial Interface Mode Transitions

Transmit Clock Error Detection: The serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transmission. A transmit clock error of this type can be detected as shown in figure 33.

If more than eight transmit clocks are input in transmit clock wait state, the serial interface's state changes to transfer, transmit clock wait, then back to transfer.

If the serial interface is set to STS wait state by writing data to the SMR after the serial interrupt request flag has been reset, the flag is reset again.




Figure 33 Transmit Clock Error Detection

Note on Use: The serial interrupt request flag might not be set if the status is changed from transfer by the execution of an SMR write or STS instruction during the first period that the transmit clock is low. To prevent this, program a check that the SCK pin is at 1 (by executing an input instruction for the R1 port) before the execution of an SMR write or STS instruction, to ensure that the serial interrupt request flag is set.

A/D Converter

The MCU has a built-in A/D converter that uses a sequential comparison method with a resistor ladder. It can measure four analog inputs with an eight-bit resolution. As shown in the block diagram of figure 34, the A/D converter has a four-bit A/D mode register, a one-bit A/D start flag, and a four-bit plus four-bit A/D data register.




Figure 34 A/D Converter Block Diagram

A/D Mode Register (AMR: \$016): Four-bit write-only register which selects the A/D conversion period and indicates analog input pin information. Bit 0 of the AMR selects the A/D conversion period, and bits 2 and 3 select a channel, as shown in figure 35.

A/D Start Flag (ADSF: \$020, Bit 2): One-bit flag that initiates A/D conversion when 1 is written to it. At the completion of A/D conversion, the converted data is stored in the A/D data register and the ADSF is cleared. Refer to figure 35.

Note: Use the SEM and SEMD instructions to write data to the ADSF, but make sure that the ADSF is not written to during A/D conversion.




Figure 35 A/D Registers

A/D Data Register (ADRL: \$017, ADRU: \$018): Eight-bit read-only register that is not cleared by a reset. Note that data read from this register during A/D conversion cannot be guaranteed. After the completion of A/D conversion, the resultant eight-bit data is held in this register, as shown in figure 36, until the start of the next conversion.




Figure 36 A/D Data Registers

Note on Use: The contents of the A/D data register are not guaranteed during A/D conversion. To ensure that the A/D converter operates stably, do not execute port output instructions during A/D conversion.

LCD Controller/Driver

The MCU has an LCD controller and driver which drive four common signal pins and 24 segment pins. The controller consists of a RAM area in which display data is stored, a display control register (LCR), and a duty cycle/clock control register (LMR), as shown in figures 37 and 38.

Four duty cycles and the LCD clock are program-controllable, and a built-in dual-port RAM ensures that display data can be automatically transmitted to the segment signal pins without program intervention. If a 32-kHz oscillation clock is selected as the LCD clock source, the LCD can be used even in watch mode, in which the system clock stops.




Figure 37 Block Diagram of LCD Controller/Driver

HITACHI




Figure 38 LCD Registers

LCD Data Area and Segment Data (\$050–\$067): As shown in figure 39, each bit of the storage area corresponds to one of four duty cycles. If data is written to an area corresponding to a certain duty cycle, it is automatically output to the corresponding segments as display data.

	Bit 3	Bit 2	Bit 1	Bit 0			Bit 3	Bit 2	Bit 1	Bit 0	
80	SEG1	SEG1	SEG1	SEG1	\$050	92	SEG13	SEG13	SEG13	SEG13	\$05C
81	SEG2	SEG2	SEG2	SEG2	\$051	93	SEG14	SEG14	SEG14	SEG14	\$05D
82	SEG3	SEG3	SEG3	SEG3	\$052	94	SEG15	SEG15	SEG15	SEG15	\$05E
83	SEG4	SEG4	SEG4	SEG4	\$053	95	SEG16	SEG16	SEG16	SEG16	\$05F
84	SEG5	SEG5	SEG5	SEG5	\$054	96	SEG17	SEG17	SEG17	SEG17	\$060
85	SEG6	SEG6	SEG6	SEG6	\$055	97	SEG18	SEG18	SEG18	SEG18	\$061
86	SEG7	SEG7	SEG7	SEG7	\$056	98	SEG19	SEG19	SEG19	SEG19	\$062
87	SEG8	SEG8	SEG8	SEG8	\$057	99	SEG20	SEG20	SEG20	SEG20	\$063
88	SEG9	SEG9	SEG9	SEG9	\$058	100	SEG21	SEG21	SEG21	SEG21	\$064
89	SEG10	SEG10	SEG10	SEG10	\$059	101	SEG22	SEG22	SEG22	SEG22	\$065
90	SEG11	SEG11	SEG11	SEG11	\$05A	102	SEG23	SEG23	SEG23	SEG23	\$066
91	SEG12	SEG12	SEG12	SEG12	\$05B	103	SEG24	SEG24	SEG24	SEG24	\$067
,	COM4	СОМЗ	COM2	COM1	,		COM4	СОМЗ	COM2	COM1	

Figure 39 Configuration of LCD RAM Area (for Dual-Port RAM)

LCD Control Register (LCR: \$013): Three-bit write-only register which controls LCD blanking, the turning on and off of the liquid-crystal display's power supply division resistor, and display in watch and subactive modes, as shown in table 29.

- Blank/display
 - Blank: Segment signals are turned off, regardless of LCD RAM data setting.
 - Display: LCD RAM data is output as segment signals.
- Power switch on/off
 - Off: The power switch is off.
 - On: The power switch is on and V_1 is V_{CC} .
- Watch/subactive mode display
 - Off: In watch and subactive modes, all common and segment pins are grounded and the liquid-crystal power switch is turned off.
 - On: In watch and subactive modes, LCD RAM data is output as segment signals.

Table 29 LCD Control Register

LCR		LCR		LCR	
Bit 2	Display in Watch Mode or Subactive Mode	Bit 1	Power Switch On/Off	Bit 0	Blank/Display
0	Off	0	Off	0	Blank
1	On	1	On	1	Display

Note: When using an LCD in watch mode or subactive mode, use the divided output of a 32-kHz oscillator as the LCD clock and set bit 2 of the LCR to 1. If using the divided output of the system clock as the LCD clock, always set bit 2 of the LCR to 0.

LCD Duty Cycle/Clock Control Register (LMR: \$014): Four-bit write-only register which selects the display duty cycle and LCD clock source, as shown in table 30. The dependence of frame frequency on duty cycle is shown in table 31.

Table 30 LCD Duty Cycle/Clock Control Register

LMR

Bit 3	Bit 2	Bit 1	Bit 0	Duty Selection/Input Clock Selection
_	_	0	0	1/4 duty cycle
			1	1/3 duty cycle
		1	0	1/2 duty cycle
			1	Static
0	0	_	_	CL0 (32.768/64 kHz when using a 32.768-kHz oscillator)
	1			CL1 (f _{cyc} /256)
1	0			CL2 (f _{cyc} /2048)
	1			CL3 (refer to table 31)

Note: f_{cyc} is the divided system clock output.

Table 31 LCD Frame Periods for Different Duty Cycles

Static Duty Cycle

	LMR	LMR							
	Bit 3	Bit 2							
	0	0	0	1	1	0	1	1	
Instruction Cycle Time	CL0		CL1		CL2		CL3*		
2 μs	512 Hz		1953 H	Z	244 Hz		122 Hz	/64 Hz	

1/2 Duty Cycle

	LMR							
	Bit 3	Bit 2	Bit 3	Bit 2	Bit 3	Bit 2	Bit 3	Bit 2
	0	0	0	1	1	0	1	1
Instruction Cycle								
Time	CL0		CL1		CL2		CL3*	
2 μs	256 Hz		976.5 H	Z	122 Hz		61 Hz/3	32 Hz

1/3 Duty Cycle

	LMR	LMR								
	Bit 3	Bit 2	Bit 3	Bit 2	Bit 3	Bit 2	Bit 3	Bit 2		
	0	0	0	1	1	0	1	1		
Instruction Cycle Time	CL0		CL1		CL2		CL3*			
2 μs	170.6 Hz		651 Hz		81.3 Hz		40.6 Hz/21.3 Hz			

1/4 Duty Cycle

	LMR								
	Bit 3	Bit 2	Bit 3	Bit 2	Bit 3	Bit 2	Bit 3	Bit 2	
	0	0	0	1	1	0	1	1	
Instruction Cycle Time	CL0		CL1		CL2		CL3*		
2 μs	128 Hz		488.2 H	lz	61 Hz		30.5 Hz	z/16 Hz	

Note: *The division ratio depends on the value of bit 3 of timer mode register A (TMA); the first value is for TMA3 = 0 and the second is for TMA3 = 1.

When TMA3 = 0, $CL3 = f_{cyc}/4096$

When TMA3 = 1, CL3 = 32.768 kHz/512.

LCD Output Register (LOR: \$015): Write-only register used to specify that ports R2–R5 act as pins SEG1–SEG16, as shown in table 32.

Table 32 LCD Output Register

LOR		LOR		LOR		LOR	
Bit 3	Port Selection	Bit2	Port Selection	Bit 1	Port Selection	Bit 0	Port Selection
0	R5	0	R4	0	R3	0	R2
1	SEG16-SEG13	1	SEG12-SEG9	1	SEG8-SEG5	1	SEG4-SEG1

Large Liquid-Crystal Panel Drive and V_{LCD}: To drive a large-capacity LCD, decrease the resistance of the built-in division resistors by attaching external resistors in parallel, as shown in figure 40.

Since HD404328U and HD4074329U do not have built-in division resistors, they require external LCD voltage division resistors for voltage adjustment.

The size of these resistors cannot be simply calculated from the LCD load capacitance because the matrix configuration of the LCD complicates the paths of charge/discharge currents flowing through the capacitors—and the resistance will also vary with lighting conditions. This size must be determined by trial-and-error, taking into account the power dissipation of the device using the LCD, but a resistance of 1 k Ω to 10 k Ω would usually be suitable. (Another effective method is to attach capacitors of 0.1 μ F to 0.3 μ F.)

Always turn off the power switch (set bit 1 of the LCR to 0) before changing the liquid-crystal drive voltage (V_{LCD}).




Figure 40 LCD Connection Examples

Zero-Crossing Detection Circuit

The MCU has a zero-crossing detection circuit that generates a digital signal in synchronism with an AC signal input to the ZCD pin through an external capacitor. A block diagram of the zero-crossing detection circuit is shown in figure 41.

The zero-crossing detection circuit has two modes (low sensitivity mode and high sensitivity mode) which are set by port mode register B (PMRB: \$011) as shown in table 33.

A digital signal generated by the zero-crossing detection circuit sets the zero-crossing interrupt request flag (IFZC). The interrupt edge is selected by the interrupt mode register (IMR: \$010). This signal can be made as the input clock of timer B by setting the input clock source of timer mode register B (TMB: \$009) for external event input.

Note: After MCU reset, the $D_8/ZCD/\overline{EVENT}$ pin is set to ZCD. With this setting, a supply current (bias current) always flows because a bias circuit within the zero-crossing circuit is still operating. This current flows in all MCU operation modes, but it is particularly critical in stop mode because the MCU is more affected by bias current since the other circuits of the LSI are not dissipating much current. If the zero-crossing detection function is not being used, use port mode register B to set this pin to D_8 or \overline{EVENT} . This prevents the bias current from flowing.




Figure 41 Block Diagram of Zero-Crossing Detection Circuit

Table 33 Port Mode Register B

PMRB

1	0	Port Selection
0	0	ZCD (low sensitivity mode)
	1	ZCD (high sensitivity mode)*
1	0	D ₈
	1	EVENT

Note: * Becomes low sensitivity in subactive mode.

Table 34 Registers in Special Register Area

Name	Address	R/W	Bit	Description
PMRA	\$004	W	0	R1 ₂ /S0 pin mode selection
			1	R1₁/SI pin mode selection
			2	D ₉ /INT ₀ pin mode selection
			3	D ₁₀ /INT ₁ pin mode selection
SMR	\$005	W	2–0	Serial transmit clock speed selection
			3	R1 ₀ /SCK pin mode selection
SRL	\$006	R/W	3–0	Serial interface data register, lower 4 bits
SRU	\$007	R/W	3–0	Serial interface data register, upper 4 bits
TMA	\$008	W	2–0	Input clock selection (timer A)
			3	Timer-A/time-base mode selection
TMB	\$009	W	2–0	Input clock selection (timer B)
			3	Auto-reload function selection
TCBL/TLRL	\$00A	R/W	3–0	Timer counter/timer load register (timer B), lower 4 bits
TCBU/TLRU	\$00B	R/W	3–0	Timer counter/timer load register (timer B), upper 4 bits
MIS	\$00C	W	1, 0	Interrupt frame period selection
			2	R1 ₂ /SO PMOS off
			3	Changeover to setting by system oscillator frequency
TMC	\$00D	W	2–0	Input clock selection (timer C)
			3	Auto-reload function selection
TCCL/TCRL	\$00E	R/W	3–0	Timer counter/timer load register (timer C), lower 4 bits
TCCU/TCRU	\$00F	R/W	3–0	Timer counter/timer load register (timer C), upper 4 bits
IMR	\$010	W	1, 0	INT, detection edge selection
			3, 2	Zero-crossing detection edge selection
PMRB	\$011	W	1, 0	D ₈ /ZCD/EVENT pin mode selection
			3, 2	Do not use
PMRC	\$012	W	1, 0	Buzzer frequency selection
			2	R1 ₃ / BUZZ pin mode selection
			3	Pull-up MOS transistor on/off selection
LCR	\$013	W	0	LCD display selection
			1	LCD power switch on/off selection
			2	LCD display selection during watch mode
			3	Do not use
LMR	\$014	W	1, 0	LCD duty cycle selection
			3, 2	LCD input clock selection

Name	Address	R/W	Bit	Description
LOR	\$015	W	0	R2/SEG1–SEG4 pin mode selection
			1	R3/SEG5–SEG8 pin mode selection
			2	R4/SEG9–SEG12 pin mode selection
			3	R5/SEG13–SEG16 pin mode selection
AMR	\$016	W	0	Conversion timing selection (A/D)
			1	Do not use
			3, 2	Analog input selection (A/D)
ADRL	\$017	R	3–0	A/D data register, lower 4 bits
ADRU	\$018	R	3–0	A/D data register, upper 4 bits
DCR0	\$030	W	3–0	Data control register for port R0
DCR1	\$031	W	3–0	Data control register for port R1
DCR2	\$032	W	3–0	Data control register for port R2
DCR3	\$033	W	3–0	Data control register for port R3
DCR4	\$034	W	3–0	Data control register for port R4
DCR5	\$035	W	3–0	Data control register for port R5
DCRB	\$03B	W	3–0	Data control register for port D ₀ -D ₃
DCRC	\$03C	W	3–0	Data control register for port D ₄ -D ₇
DCRD	\$03D	W	0	Data control register for port D ₈
			3–1	Do not use

PROM Mode Description

Programming the Built-In ROM

The MCU's built-in ROM is programmed in PROM mode in which the pins are arranged as shown in figure 42. PROM mode is set by pulling $\overline{\text{TEST}}$, \overline{M}_0 , and \overline{M}_1 low, and RESET high as shown in figure 43. In PROM mode, the MCU does not operate, but it can be programmed in the same way as any other commercial 27256-type EPROM using a standard PROM programmer and a 64-to-28-pin socket adapter. Recommended PROM programmers and socket adapters are listed in table 35.

Since an HMCS400-series instruction is ten bits long, the HMCS400-series MCU has a built-in conversion circuit to enable use of a general-purpose PROM programmer. This circuit splits each instruction into a lower five bits and an upper five bits that are read from or written to consecutive addresses. This means that if, for example, 16 kwords of built-in PROM are to be programmed by a general-purpose PROM programmer, a 32-kbyte address space (\$0000–\$7FFF) must be specified.




Figure 42 Pin Arrangement in PROM Mode

HITACHI

PROM Programmer




Figure 43 PROM Mode Connections

Socket Adapter

Table 35 Recommended PROM Programmers and Socket Adapters

Manufacturer	Model Name	Package	Model Name	Manufacturer
DATA I/O Corp.	29B	DP-64S DC-64S	HS432ESS01H	Hitachi
		FP-64B	HS432ESF01H	Hitachi
AVAL Data Corp.	PKW-1000	DP-64S	HS432ESS01H	Hitachi

HS432ESF01H

Hitachi

DC-64S FP-64B

Warnings

- Always specify addresses \$0000 to \$7FFF when programming with a PROM programmer. If address \$8000 or higher is accessed, the PROM may not be programmed or verified correctly. Set all data in unused addresses to \$FF.
 - Note that the plastic-package version cannot be erased and reprogrammed, but the ceramic window-package version can be reprogrammed after being exposed to ultraviolet light.
- 2. Make sure that the PROM programmer, socket adapter, and LSI are aligned correctly (their pin 1 positions match), otherwise overcurrents may damage the LSI. Before starting programming, make sure that the LSI is firmly fixed in the socket adapter and the socket adapter is firmly fixed in the programmer.
- 3. PROM programmers have two voltages (V_{PP}) : 12.5 V and 21 V. Remember that ZTATTM devices require a V_{PP} of 12.5 V—the 21-V setting will damage them. 12.5 V is the Intel 27256 setting.

Programming and Verification: The built-in PROM of the MCU can be programmed at high speed without risk of voltage stress or damage to data reliability.

Programming and verification modes are selected as shown in table 36.

For details of PROM programming, refer to the Notes on PROM Programming section.

Table 36 PROM Mode Selection

	Pin	Pin		
Mode	CE	ŌE	V_{PP}	O ₀ -O ₇
Programming	Low	High	V_{PP}	Data input
Verification	High	Low	V_{PP}	Data output
Programming inhibited	High	High	V _{PP}	High impedence

Erasure (Window Package)

Data in the PROM is erased by exposing the LSI to ultraviolet light of a wavelength of 2537 Å for an integrated dose of at least 15 W.s/cm². These conditions can be satisfied by placing the LSI about 2 cm to 3 cm away from an ultraviolet lamp with a rating of 12,000 μ W/cm² for about 20 minutes. After erasure, all PROM bits are set to 1.

For details of packages with windows, refer to the Notes on Window Packages section.

Addressing Modes

RAM Addressing Modes

The MCU has three RAM addressing modes, as shown in figure 44 and described below.

Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address.

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

Memory Register Addressing Mode: The memory registers (MR), which consist of 16 digits from \$040–\$04F, are accessed with the LAMR and XMRA instructions.




Figure 44 RAM Addressing Modes

ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes, as shown in figure 45 and described below.

Direct Addressing Mode: A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits $(PC_{13}-PC_0)$ with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter (PC_7-PC_0) with eight-bit immediate data. If the BR instruction is on a page boundary (address 256n + 255), executing that instruction transfers the PC contents to the next physical page, as shown in figure 47. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-Series cross macroassembler has an automatic paging feature for ROM pages.

Zero-Page Addressing Mode: A program can branch to the zero-page subroutine area located at \$000–\$003F by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter (PC_5-PC_0) , and 0s are placed in the eight high-order bits $(PC_{13}-PC_6)$.

Table Data Addressing Mode: A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

P Instruction: ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 46. If bit 8 of the ROM data is 1, eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1, eight bits of ROM data are written to the R0 and R1 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R0 and R1 port output registers at the same time.

The P instruction has no effect on the program counter.




Figure 45 ROM Addressing Modes




Figure 46 P Instruction




Figure 47 Branching when Branch Destination is on a Page Boundary

HITACHI

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Notes
Power voltage	V _{cc}	-0.3 to +7.0	V	
Programming voltage	V_{PP}	-0.3 to +14.0	V	1
Pin voltage	V_{T}	-0.3 to V_{cc} + 0.3	V	
Total permissible input current	ΣI_{o}	100	mA	2
Total permissible output current	$-\Sigma I_{\circ}$	50	mA	3
Maximum input current	Io	4	mA	4, 5
		30	mA	4, 6
Maximum output current	-I _o	4	mA	7, 8
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-55 to +125	°C	

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the Electrical Characteristics table. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

- 1. D₁₀ (V_{PP}) of the HD4074329 and HD4074329U.
- 2. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to ground.
- 3. The total permissible output current is the total of output currents simultaneously flowing out from V_{CC} to all I/O pins.
- 4. The maximum input current is the maximum current flowing from any I/O pin to ground.
- 5. Applies to D₈, R0–R5.
- 6. Applies to D₀-D₇.
- 7. The maximum output current is the maximum current flowing from $V_{\rm cc}$ to any I/O pin.
- 8. Applies to D₀-D₈, R0-R5.

Electrical Characteristics

DC Characteristics (HD404324, HD404326, HD404328: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -20°C to +75°C; HD404324U, HD404326U, HD404328U: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -40°C to +85°C; HD4074329, HD4074329U: V_{CC} = 2.9 V to 5.5 V, GND = 0.0 V, T_a = -20°Cto+75°C; unless otherwise specified)

Input high voltage V_{IH} RESET, \overline{SCK} , \overline{INT}_0 , $0.8V_{CC}$ — V_{CC} + 0.3 V HD404324, HD404324U: HD404326,	
HD404326U: HD404328, HD404328U:	
$V_{\rm CC} = 3.5 \text{ V tc}$	o 6.0 V
HD4074329, HD4074329U	J:
$V_{CC} = 3.5 \text{ V tc}$	5.5 V
$0.9V_{cc}$ — $V_{cc} + 0.3$ V	
OSC ₁ V _{CC} - 0.5 — V _{CC} + 0.3 V HD404324, HD404324U: HD404326, HD404326U: HD404328, HD404328U:	
$V_{CC} = 3.5 \text{ V tc}$	6.0 V
HD4074329, HD4074329U	
$V_{\rm CC}$ = 3.5 V to	5.5 V
$V_{cc} - 0.3 - V_{cc} + 0.3 V$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$V_{CC} = 3.5 \text{ V to}$	
${-0.3}$ — $0.1V_{cc}$ V	

DC Characteristics (HD404324, HD404326, HD404328: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -20°C to +75°C; HD404324U, HD404326U, HD404328U: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -40°C to +85°C; HD4074329, HD4074329U: V_{CC} = 2.9 V to 5.5 V, GND = 0.0 V, T_a = -20°Cto+75°C; unless otherwise specified) (cont)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Notes
Input low voltage	V _{IL}	OSC ₁	-0.3	_	0.5	V	HD404324, HD404324U: HD404326, HD404326U: HD404328, HD404328U:	
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U:	
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			-0.3	_	0.3	V		
Output high voltage	V_{OH}	SCK, SO, BUZZ	V _{CC} – 1.0	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V _{OL}	SCK, SO, BUZZ	_		0.4	V	I _{OL} = 0.4 mA	
I/O leakage current	I _{IL}	RESET, \overline{SCK} , \overline{INT}_0 , INT_1 , SI, SO, OSC_1 ,	_	_	1.0	μΑ	$V_{in} = 0 \text{ to } V_{CC}$	1
		BUZZ						
Current dissipation in active mode	I _{CC}	V_{CC}	_	3	6	mA	$V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 4 \text{ MHz}$	2
Current dissipation in standby mode	I _{SBY}	V _{cc}	_	0.6	1.5	mA	V _{CC} = 3.0 V, LCD on	3
Current dissipation in subactive mode	I _{SUB}	V _{cc}	_	50	70	μА	HD404324, HD404326, HD404328:	
							$V_{CC} = 3.0 \text{ V},$ LCD on	
			_	40	60	μА	HD404324U, HD404326U, HD404328U:	
							$V_{CC} = 3.0 \text{ V},$ LCD on	
			_	70	150	μΑ	HD4074329:	
							$V_{CC} = 3.0 \text{ V},$ LCD on	
			_	60	140	μΑ	HD4074329U:	
							$V_{CC} = 3.0 \text{ V},$ LCD on	
Current dissipation in watch mode(1)	I _{WTC1}	V _{CC}	_	4	15	μА	V _{CC} = 3.0 V, LCD off	4

DC Characteristics (HD404324, HD404326, HD404328: $V_{CC} = 2.7 \text{ V}$ to 6.0 V, GND = 0.0 V, $T_a = -20^{\circ}\text{C}$ to +75°C; HD404324U, HD404326U, HD404328U: $V_{CC} = 2.7 \text{ V}$ to 6.0 V, GND = 0.0 V, $T_a = -40^{\circ}\text{C}$ to +85°C; HD4074329, HD4074329U: $V_{CC} = 2.9 \text{ V}$ to 5.5 V, GND = 0.0 V, $T_a = -20^{\circ}\text{C}$ to +75°C; unless otherwise specified) (cont)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Notes
Current dissipation in watch mode(2)	I _{WTC2}	V _{cc}	_	15	35	μΑ	HD404324, HD404326, HD404328, HD4074329:	4
							$V_{CC} = 3.0 V$,	
							LCD on	
			_	5	25	μА	HD404324U, HD404326U, HD404328U, HD4074329U:	4
							$V_{CC} = 3.0 V$,	
							LCD on	
Current dissipation	I _{STOP}	V _{cc}	_	1	10	μΑ	V _{CC} = 3.0 V,	4
in stop mode							$X1 = V_{CC}$	
Stop mode retain voltage	V _{STOP}	V _{cc}	2	_	_	V	No 32-kHz oscillator	5

Notes: 1. Output buffer current is excluded.

2. I_{CC1} is the source current when no I/O current is flowing while the MCU is in reset state.

Test conditions: MCU: Reset

Pins: RESET, $\overline{\text{TEST}}$, D_0-D_7 , D_9 , D_{10} , R0-R5 at V_{CC}

D₈ open

3. I_{SBY} is the source current when no I/O current is flowing while the MCU timer is in operation.

Test conditions: MCU: I/O reset

Serial interface stopped

Standby mode

Pins: RESET at GND

 $\overline{\text{TEST}}$, D_0 – D_7 , D_9 , D_{10} , R0–R5 at V_{CC}

D₈ open

- 4. D_{10} is connected to V_{cc} in the HD4074329 and HD4074329U.
- 5. RAM data retention.

I/O Characteristics for Standard Pins (HD404324, HD404326, HD404328: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -20°C to +75°C; HD404324U, HD404326U, HD404328U: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -40°C to +85°C; HD4074329, HD4074329U: V_{CC} = 2.9 V to 5.5 V, GND = 0.0 V, T_a = -20°C to +75°C; unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Note
Input high voltage	V_{IH}	D ₈ -D ₁₀ ,	0.7V _{CC}	_	V _{CC} + 0.3	V		
		R0-R5						
Input low voltage	V_{IL}	D ₈ -D ₁₀ ,	-0.3	_	$0.3V_{\rm CC}$	V		
		R0-R5						
Output high voltage	V _{OH}	D ₈ , R0–R5	V _{CC} - 1.0	_	_	V	-I _{OH} = 0.5 mA	
Output low voltage	V _{OL}	D ₈ , R0–R5	_	_	0.4	V	I _{OL} = 0.4 mA	
I/O leakage current	I _{IL}	D ₈ , D ₉ ,	_	_	1.0	μΑ	$V_{in} = 0 \text{ to } V_{CC}$	*
		R0-R5						
		D ₁₀	_	_	1.0	μΑ	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	*
							$V_{in} = 0 \text{ to } V_{CC}$	
			_	_	20.0	μΑ	HD4074329, HD4074329U	
							$V_{in} = 0 \text{ to } V_{CC}$	
Pull-up MOS	-I _{pu}	D ₈ , R0–R5	5	25	90	μΑ	V _{CC} = 3.0 V,	
current							$V_{in} = 0.0 V$	

Note: *Output buffer current is excluded.

I/O Characteristics for High-Current Pins (HD404324, HD404326, HD404328: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -20°C to +75°C; HD404324U, HD404326U, HD404328U: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -40°C to +85°C; HD4074329, HD4074329U: V_{CC} = 2.9 V to 5.5 V, GND = 0.0 V, T_a = -20°C to +75°C; unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Note
Input high voltage	V_{IH}	D ₀ -D ₇	0.7V _{CC}	_	V _{CC} + 0.3	V		
Input low voltage	V _{IL}	D ₀ -D ₇	-0.3	_	0.3V _{CC}	V		
Output high voltage	V _{OH}	D ₀ -D ₇	V _{CC} - 1.0	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V _{OL}	D ₀ -D ₇	_	_	0.4	V	I _{OL} = 0.4 mA	
				_	2.0	V	$\begin{array}{l} \text{HD404324,} \\ \text{HD404324U,} \\ \text{HD404326,} \\ \text{HD404326U,} \\ \text{HD404328,} \\ \text{HD404328U:} \\ I_{\text{OL}} = 15 \text{ mA,} \\ V_{\text{CC}} = 4.5 \text{ V to } 6.0 \text{ V} \\ \\ \text{HD4074329,} \\ \text{HD4074329U:} \\ I_{\text{OL}} = 15 \text{ mA,} \\ V_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V} \\ \end{array}$	
I/O leakage current	I _{IL}	D ₀ -D ₇	_	_	1.0	μΑ	V _{in} = 0 to V _{CC}	*
Pull-up MOS current	-I _{pu}	D ₀ -D ₇	5	25	90	μΑ	$V_{CC} = 3.0, V_{in} = 0$	

Note: * Output buffer current is excluded.

LCD Circuit Characteristics (HD404324, HD404326, HD404328: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -20°C to +75°C; HD404324U, HD404326U, HD404328U: V_{CC} = 2.7 V to 6.0 V, GND = 0.0 V, T_a = -40°C to +85°C; HD4074329, HD4074329U: V_{CC} = 2.9 V to 5.5 V, GND = 0.0 V, T_a = -20°C to +75°C; unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Note
Segment driver voltage drop	V _{DS}	SEG1-SEG24	_	_	0.6	V	$I_d = 3.0 \ \mu A$	1
Common driver voltage drop	V _{DC}	COM1-COM4	_	_	0.3	V	$I_d = 3.0 \ \mu A$	1
LCD power supply division resistor	R _w		100	300	900	kΩ	HD404324, HD404326, HD404328, HD4074329:	
							Between V ₁ and GND,	
							$V_1 = V_{CC}$	
LCD voltage	V _{LCD}	V ₁	2.7	_	V _{cc}	V	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U	2
			2.9	_	V _{CC}	V	HD4074329, HD4074329U	2

Notes: 1. V_{DS} and V_{DC} are the voltage drops from power supply pins V₁, V₂, and V₃, and GND to each segment pin and each common pin.

^{2.} When V_{LCD} is supplied from an external source, the following relations must be retained: $V_{CC} \ge V_1$ $\ge V_2 \ge V_3 \ge GND$

A/D Converter Characteristics (HD404324, HD404326, HD404328: $V_{CC} = 2.7 \text{ V}$ to 6.0 V, $AV_{SS} = 0.0 \text{ V}$, $T_a = -20 ^{\circ}\text{C}$ to $+75 ^{\circ}\text{C}$; HD404324U, HD404326U, HD404328U: $V_{CC} = 2.7 \text{ V}$ to 6.0 V, $AV_{SS} = 0.0 \text{ V}$, $T_a = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$; HD4074329, HD4074329U: $V_{CC} = 2.9 \text{ V}$ to 5.5 V, $AV_{SS} = 0.0 \text{ V}$, $T_a = -20 ^{\circ}\text{C}$ to $+75 ^{\circ}\text{C}$; unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Note
Analog power voltage	AV _{CC}	AV _{cc}	V _{CC} - 0.3	V_{CC}	V _{CC} + 0.3	V		
Analog input voltage	AV_in	AN ₀ -AN ₃	AV _{SS}	_	AV _{CC}	V		
Current between AV _{CC} and AV _{SS}	I _{AD}	_	_	50	_	μΑ	$V_{CC} = AV_{CC} = 5.0 \text{ V}$	
Analog input capacitance	CA _{in}	AN ₀ -AN ₃	_	30	_	pF		
Resolution			8	8	8	Bit		
Number of inputs			0	_	4	Cha nnel		
Absolute accuracy			_	_	±2.0	LSB		*
Conversion period			34	_	67	t _{cyc}		
Analog input impedance		AN ₀ -AN ₃	1	_	_	МΩ	f = 1 MHz, $V_{in} = 0.0 \text{ V}$	

Note: *Operating frequency of A/D conversion f_{osc} is from 1 (MHz) to 4.5 (MHz).

Zero-Crossing Detection Circuit Characteristics

Low Sensitivity Mode (HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U: $V_{CC} = 2.7~V$ to 6.0 V, GND = 0.0 V, $T_a = 0^{\circ}$ C to +70°C; HD4074329, HD4074329U: $V_{CC} = 3.0~V$ to 5.5 V, GND = 0.0 V, $T_a = 0^{\circ}$ C to +70°C; unless otherwise specified)

Item	Symbol	Pin	Min	Тур	Max	Uni	Test Conditions	Note
Zero-crossing	V_{zc}	ZCD	2.0	_	3.0	V_{P-P}	AC connection,	
detection input voltage							$C = 0.1 \mu F$	
Zero-crossing	V_{AZC}		_	_	±750	mV	$f_{ZC} = 50/60 \text{ Hz}$	Refer to
detection accuracy							(sine wave),	figure 48
accuracy							$f_{OSC} = 4 \text{ MHz}$	40
Zero-crossing detection input frequency	f _{zc}		45	_	250	Hz		

High Sensitivity Mode (V $_{CC}$ = 5.0 V, GND = 0.0 V, T_a = 0 $^{\circ}C$ to 70 $^{\circ}C$, unless otherwise specified)

Item	Symbol	Pin	Min	Тур	Max	Uni	Test Conditions	Note
Zero-crossing	V_{zc}	ZCD	2.0	_	3.0	V_{P-P}	AC connection,	
detection input voltage							$C = 0.1 \mu F$	
Zero-crossing	V _{AZC}		_	_	±100	mV	f _{zc} = 50/60 Hz	Refer to
detection accuracy							(sine wave),	figure 48
							$f_{OSC} = 4 MHz,$	40
							$V_{CC} = 5.0 \text{ V}$	
Zero-crossing detection input frequency	f _{zc}		45	_	1000	Hz		




Figure 48 Zero-Crossing Detection

AC Characteristics (HD404324, HD404326, HD404328: $V_{\rm CC}=2.7~V$ to 6.0 V, GND = 0.0 V, $T_a=-20^{\circ}\text{C}$ to +75°C; HD404324U, HD404326U, HD404328U: $V_{\rm CC}=2.7~V$ to 6.0 V, GND = 0.0 V, $T_a=-40^{\circ}\text{C}$ to +85°C; HD4074329, HD4074329U: $V_{\rm CC}=2.9~V$ to 5.5 V, GND = 0.0 V, $T_a=-20^{\circ}\text{C}$ to +75°C; unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Note
Clock oscillation frequency	f _{osc}	OSC ₁ , OSC ₂	0.4	4.0	4.5	MHz	1/8 division,	1
							32 kHz used	
			0.4	4.0	4.5	MHz	1/8 division used,	
							32 kHz not used	
		X1, X2	_	32.768	_	kHz		
Instruction cycle time	t _{cyc}		_	2	_	μs	f _{OSC} = 4 MHz	
Oscillation stabilization time(crystal)	t _{RC}	OSC ₁ , OSC ₂	_	_	40	ms	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	2
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U:	
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			_	_	60	ms		2
Oscillation stabilization time(ceramic)	t _{RC}	OSC ₁ , OSC ₂	_	_	20	ms	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	2
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U:	
							V_{CC} = 3.5 V to 5.5 V	
			_	_	60	ms		2
Oscillation stabilization time	t _{RC}	X1, X2	_	_	3	S		3
External clock high width	t _{CPH}	OSC ₁	90	_	_	ns		4
External clock low width	t _{CPL}	OSC ₁	90	_	_	ns		4
External clock rise time	t _{CPr}	OSC ₁	_	_	20	ns		4
External clock fall time	t _{CPf}	OSC ₁	_	_	20	ns		4
$\overline{\text{INT}}_0$, $\overline{\text{INT}}_1$, $\overline{\text{EVENT}}$ high width	t _{IH}	$\overline{\text{INT}}_0$, $\overline{\text{INT}}_1$, $\overline{\text{EVENT}}$	2	_	_	t _{cyc} /		5
$\overline{\text{INT}}_0$, $\overline{\text{INT}}_1$, $\overline{\text{EVENT}}$ width	t _{IL}	INT₀, INT₁, EVENT	2	_	_	t _{cyc} /		5

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Conditions	Note
RESET high width	t _{RSTH}	RESET	2	_	_	f _{cyc}		6
RESET fall time	t _{RSTf}	RESET	_	_	20	ms		6
Input capacitance	C _{in}	All pins except D ₁₀ , AN ₀ –AN ₃	_	_	30	pF	f = 1 MHz, V _{in} = 0.0 V	
		D ₁₀	_	_	30	pF	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	
							f = 1 MHz, $V_{in} = 0.0 V$	
			_	_	180	pF	HD4074329, HD4074329U:	
							f = 1 MHz,	
							$V_{in} = 0.0 V$	

- Notes: 1. If $f_{OSC} = 0.4$ MHz to 1.0 MHz, bit 3 of the miscellaneous register (MIS: \$00C) must be set to 1; if $f_{OSC} = 1.6$ MHz to 4.5 MHz, bit 3 must be set to 0. Do not use $f_{OSC} = 1.0$ MHz to 1.6 MHz with 32-kHz oscillation.
 - 2. The oscillation stabilization time is the time required for the oscillator to stabilize after V $_{\rm CC}$ reaches 2.7 V (2.9 V for the HD4074329 and HD4074329U, or 3.5 V if V $_{\rm CC}$ = 3.5 V to 5.5 V) at power-on or after RESET input goes high after stop mode is canceled. At power-on and when stop mode is cancelled, RESET must be input for at least t $_{\rm RC}$ to ensure the oscillation stabilization time. If using a crystal oscillator or a ceramic oscillator, contact its manufacturer to determine what stabilization time is required, since it will depend on the circuit constants and stray capacitances.
 - 3. The oscillation stabilization time is the time required for the oscillator to stabilize after $V_{\rm cc}$ reaches 2.7 V (2.9 V for the HD4074329 and HD4074329U) at power-on—at least $t_{\rm RC}$ must be ensured. If using a 32.768-kHz crystal oscillator, contact its manufacturer to determine what stabilization time is required, since it will depend on the circuit constants and stray capacitances.
 - 4. Refer to figure 49.
 - 5. Refer to figure 50. The t_{cyc} unit applies when the MCU is in standby or active mode. The t_{subcyc} unit applies when the MCU is in watch or subactive mode. t_{subcyc} = 244.14 μ s (32.768-kHz crystal)
 - 6. Refer to figure 51.

Serial Interface Timing Characteristics (HD404324, HD404326, HD404328: $V_{CC} = 2.7~V$ to 6.0 V, GND = 0.0 V, $T_a = -20^{\circ}\text{C}$ to +75°C; HD404324U, HD404326U, HD404328U: $V_{CC} = 2.7~V$ to 6.0 V, GND = 0.0 V, $T_a = -40^{\circ}\text{C}$ to +85°C; HD4074329, HD4074329U: $V_{CC} = 2.9~V$ to 5.5 V, GND = 0.0 V, $T_a = -20^{\circ}\text{C}$ to +75°C; unless otherwise specified)

During Transmit Clock Output

Item	Symbol	Pin	Min	Min Typ Max Unit		Test Conditions No		
Transmit clock cycle time	t _{Scyc}	SCK	1.0	_	_	t _{cyc} , t _{subcyc}	Load shown in figure 53	1, 2
Transmit clock high width	t _{SCKH}	SCK	0.3	_	_	t _{Scyc}	Load shown in figure 53	1
Transmit clock low width	t _{SCKL}	SCK	0.3	_	_	t _{Scyc}	Load shown in figure 53	1
Transmit clock rise time	t _{SCKr}	SCK	_	_	100	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V},$	
							load shown in figure 53	
							HD4074329, HD4074329U:	1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V},$	
							load shown in figure 53	
			_	_	200	ns	Load shown in figure 53	1
Transmit clock fall time	t _{SCKf}	SCK	_	_	100	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V},$	
							load shown in figure 53	
							HD4074329, HD4074329U:	1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V},$	
							load shown in figure 53	
			_	_	200	ns	Load shown in figure 53	1
Serial output data delay time	t _{DSO}	SO	_	_	300	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V},$	
							load shown in figure 53	
							HD4074329, HD4074329U:	1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V},$	
							load shown in figure 53	
			_	_	500	ns	Load shown in figure 53	1

Notes: 1. Refer to figure 52.

2. The $t_{\mbox{\tiny subcyc}}$ unit applies when subactive mode is operating.

HITACHI

Item	Symbol	Pin	Min	Тур	Max	Unit	Test Conditions	Note
Serial input data setup time	t _{ssı}	SI	200	_	_	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	
							$V_{\rm CC}$ = 3.5 V to 6.0 V	
							HD4074329, HD4074329U:	*
							V_{CC} = 3.5 V to 5.5 V	
			300	_	_	ns		*
Serial input data hold time	t _{HSI}	SI	150	_	_	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U	
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U	*
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			300	_	_	ns		*

Note: * Refer to figure 52.

During Transmit Clock Input


Item	Symbol	Pin	Min	Тур	Max	Unit	Test Conditions	Notes
Transmit clock cycle time	t _{Scyc}	SCK	1.0	_	_	t _{cyc} , t _{subcyc}		1, 2
Transmit clock high width	t _{SCKH}	SCK	0.3	_	_	t _{Scyc}		1
Transmit clock low width	t _{SCKL}	SCK	0.3	_	_	t _{Scyc}		1
Transmit clock rise time	t _{SCKr}	SCK	_	_	100	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	1
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U	: 1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			_	_	200	ns		1
Transmit clock fall time	t _{SCKf}	SCK	_	_	100	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	1
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U	: 1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			_	_	200	ns		1
Serial output data delay time	t _{DSO}	SO	_	_	300	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	1
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V},$	
							load shown in figure 53	
							HD4074329, HD4074329U	: 1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V},$	
							load shown in figure 53	
			_	_	500	ns	Load shown in figure 53	1
Serial input data setup time	t _{SSI}	SI	200	_	_	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	1
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U	: 1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			300	_	_	ns		1
Serial input data hold time	t _{HSI}	SI	150	_	_	ns	HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U:	1
							$V_{CC} = 3.5 \text{ V to } 6.0 \text{ V}$	
							HD4074329, HD4074329U	: 1
							$V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$	
			300	_	_	ns		1

Notes: 1. Refer to figure 52.

2. The $t_{\mbox{\tiny subcyc}}$ unit applies when subactive mode is operating.

HITACHI

 $V_{CC} = 3.5 \ V \ to \ 6.0 \ V \ (HD404324, \ HD404324U, \ HD404326, \ HD404326U, \ HD404328U) \\ V_{CC} = 3.5 \ V \ to \ 5.5 \ V \ (HD4074329, \ HD4074329U)$



 $\begin{array}{l} V_{CC} = 2.7 \ V \ to \ 3.5 \ V \ (HD404324, \ HD404324U, \ HD404326, \ HD404326U, \ HD404328, \ HD404328U) \\ V_{CC} = 2.9 \ V \ to \ 3.5 \ V \ (HD4074329, \ HD4074329U) \end{array}$





Figure 49 Oscillator Timing

 V_{CC} = 3.5 V to 6.0 V (HD404324, HD404324U, HD404326, HD404326U, HD404328, HD404328U) V_{CC} = 3.5 V to 5.5 V (HD4074329, HD4074329U)



 $V_{CC} = 2.7 \ V \ to \ 3.5 \ V \ (HD404324, \ HD404324U, \ HD404326, \ HD404326U, \ HD404328, \ HD404328U) \\ V_{CC} = 2.9 \ V \ to \ 3.5 \ V \ (HD4074329, \ HD4074329U)$





Figure 50 Interrupt Timing

 $V_{CC} = 3.5 \ V \ to \ 6.0 \ V \ (HD404324, \ HD404324U, \ HD404326, \ HD404326U, \ HD404328U) \\ V_{CC} = 3.5 \ V \ to \ 5.5 \ V \ (HD4074329, \ HD4074329U)$



 $V_{CC} = 2.7 \ V \ to \ 3.5 \ V \ (HD404324, \ HD404324U, \ HD404326, \ HD404326U, \ HD404328, \ HD404328U) \\ V_{CC} = 2.9 \ V \ to \ 3.5 \ V \ (HD4074329, \ HD4074329U)$




Figure 51 Reset Timing




Figure 52 Serial Interface Timing




Figure 53 Timing Load Circuit

HITACHI

Option List HD404324, HD404324Li, HD404326, HD404326U, HD404328, HD404328U

Please check off the appropriate applications and enter the necessary information.

					Date of order	/	/
1 DOM .' .				C	Customer		
1. ROM size				_ <u> [</u>	Department		
☐ HD404324	4-kword	With	internal	F	ROM code name		
☐ HD404326	6-kword	LCD	voltage		SI number (to be		
☐ HD404328	8-kword	divisi	on registers		illed in by Hitachi)		
☐ HD404324U	4-kword	Witho	out internal				
☐ HD404326U	6-kword	LCD	voltage				
☐ HD404328U	8-kword	divisi	on registers				
2. Optional Function (1) * With 32-kHz CPU c * Without 32-kHz CP Without 32-kHz CP Note: * Options marked crystal oscillator	peration U operation, w U operation, w with an asteri (X1, X2).	ithout ti	me-base				
3. Optional Function (2)				7			
☐ With zero-crossing							
☐ Without zero-crossi	ng detection for						
4. ROM Code Media Please specify the first the EPROM on-packate□ EPROM: The upper programm	nge microcom bits and lowe	puter typ	pe (including Z' e mixed togethe	CTAT ¹ er. Th	rm version).	nd lower five	
☐ EPROM: The upper programm	r bits and lowe ned to different			he upp	per five bits and lov	ver five bits	are
5. System Oscillator for			1				
☐ Ceramic oscillator	f =	MHz					
☐ Crystal oscillator	f =	MHz					
☐ External clock	f =	MHz					
6. Stop Mode Used Not used	7. Package DP-644 FP-644	S N					

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HTACH

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.ip/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd.

Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F. Hung Kuo Building, No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.