## HCA10008



#### August 1999 File Number 4772

## 80V/2.5A Peak, High Frequency Full Bridge FET Driver

Data Sheet

The HCA10008 is a high frequency, medium voltage Full Bridge N-Channel FET driver IC, available in 20 lead plastic SOIC package. The HCA10008 can drive every possible switch combination except those which would cause a shoot through condition. The HCA10008 can switch at frequencies up to 1MHz and is well suited to driving Voice Coil Motors, high-frequency Class D audio amplifiers, and power supplies.

For example, the HCA10008 can drive medium voltage brush motors, and two HCA10008s can be used to drive high performance stepper motors, since the short minimum "on-time" can provide fine micro-stepping capability.

Short propagation delays of approximately 55ns maximizes control loop crossover frequencies and dead-times which can be adjusted to near zero to minimize distortion, resulting in rapid, precise control of the driven load.

## **Ordering Information**

PART NUMBER	TEMP RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.	
HCA10008	-40 to 85	20 Ld SOIC (W)	M20.3	

## Pinout



внв	1	$\sim$	20	вно
BHI	2		19	BHS
DIS	3		18	BLO
v <sub>ss</sub>	4		17	BLS
BLI	5		16	$v_{\text{DD}}$
ALI	6		15	v <sub>cc</sub>
AHI	7		14	ALS
HDEL	8		13	ALO
LDEL	9		12	AHS
AHB	10		11	AHO


### Features

- Independently Drives 4 N-Channel FET in Half Bridge or Full Bridge Configurations
- Bootstrap Supply Max Voltage to 95V<sub>DC</sub>
- Drives 1000pF Load at 1MHz in Free Air at 50<sup>o</sup>C with Rise and Fall Times of Typically 10ns
- User Programmable Dead Time
- On-Chip Charge Pump and Bootstrap Upper Bias Supplies
- DIS (Disable) Overrides Input Control
- Input Logic Thresholds Compatible with 5V to 15V Logic Levels
- Very Low Power Consumption
- Undervoltage Protection


## Applications

- Medium/Large Voice Coil Motors
- Full Bridge Power Supplies
- Class D Audio Power Amplifiers
- High Performance Motor Controls
- Noise Cancellation Systems
- Battery Powered Vehicles
- Peripherals
- U.P.S.
- Related Literature
  - AN9405 Application Note for the HIP4081A and the HCA10008

## Application Block Diagram




## Functional Block Diagram (1/2 HCA10008)



	INF	OUTPUT								
ALI, BLI	AHI, BHI	HI, BHI U/V DIS ALO, BLO								
Х	Х	Х	1	0	0					
1	Х	0	0	1	0					
0	1	0	0	0	1					
0	0	0	0	0	0					
Х	Х	1	Х	0	0					

NOTE: X signifies that input can be either a "1" or "0".



## Typical Application (PWM Mode Switching)

## **Pin Descriptions**

PIN NUMBER	SYMBOL	DESCRIPTION
1	BHB	B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. Internal charge pump supplies 30µA out of this pin to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately 12.8V.
2	ВНІ	B High-side Input. Logic level input that controls BHO driver (Pin 20). BLI (Pin 5) high level input overrides BHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 3) high level input overrides BHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold BHI high, so no connection is required if high-side and low-side outputs are to be controlled by the low-side input.
3	DIS	DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other inputs. When DIS is taken low the outputs are controlled by the other inputs. The pin can be driven by signal levels of 0V to 15V (no greater than $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold DIS high if this pin is not driven.
4	V <sub>SS</sub>	Chip negative supply, generally will be ground.
5	BLI	B Low-side Input. Logic level input that controls BLO driver (Pin 18). If BHI (Pin 2) is driven high or not connected externally then BLI controls both BLO and BHO drivers, with dead time set by delay currents at HDEL and LDEL (Pin 8 and 9). DIS (Pin 3) high level input overrides BLI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than V <sub>DD</sub> ). An internal 100µA pull-up to V <sub>DD</sub> will hold BLI high if this pin is not driven.
6	ALI	A Low-side Input. Logic level input that controls ALO driver (Pin 13). If AHI (Pin 7) is driven high or not connected externally then ALI controls both ALO and AHO drivers, with dead time set by delay currents at HDEL and LDEL (Pin 8 and 9). DIS (Pin 3) high level input overrides ALI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than V <sub>DD</sub> ). An internal 100µA pull-up to V <sub>DD</sub> will hold ALI high if this pin is not driven.
7	AHI	A High-side Input. Logic level input that controls AHO driver (Pin 11). ALI (Pin 6) high level input overrides AHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 3) high level input overrides AHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold AHI high, so no connection is required if high-side and low-side outputs are to be controlled by the low-side input
8	HDEL	High-side turn-on DELay. Connect resistor from this pin to V <sub>SS</sub> to set timing current that defines the turn-on delay of both high-side drivers. The low-side drivers turn-off with no adjustable delay, so the HDEL resistor guarantees no shoot-through by delaying the turn-on of the high-side drivers. HDEL reference voltage is approximately 5.1V.
9	LDEL	Low-side turn-on DELay. Connect resistor from this pin to V <sub>SS</sub> to set timing current that defines the turn-on delay of both low-side drivers. The high-side drivers turn-off with no adjustable delay, so the LDEL resistor guarantees no shoot-through by delaying the turn-on of the low-side drivers. LDEL reference voltage is approximately 5.1V.
10	AHB	A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. Internal charge pump supplies 30µA out of this pin to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately 12.8V.
11	AHO	A High-side Output. Connect to gate of A High-side power MOSFET.
12	AHS	A High-side Source connection. Connect to source of A High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
13	ALO	A Low-side Output. Connect to gate of A Low-side power MOSFET.
14	ALS	A Low-side Source connection. Connect to source of A Low-side power MOSFET.
15	V <sub>CC</sub>	Positive supply to gate drivers. Must be same potential as V <sub>DD</sub> (Pin 16). Connect to anodes of two bootstrap diodes
16	V <sub>DD</sub>	Positive supply to lower gate drivers. Must be same potential as $V_{CC}$ (Pin 15). Decouple this pin to $V_{SS}$ (Pin 4).
17	BLS	B Low-side Source connection. Connect to source of B Low-side power MOSFET.
18	BLO	B Low-side Output. Connect to gate of B Low-side power MOSFET.
19	BHS	B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
20	BHO	B High-side Output. Connect to gate of B High-side power MOSFET.

#### **Absolute Maximum Ratings**

Supply Voltage, V <sub>DD</sub> and V <sub>CC</sub> 0.3V to 16V   Logic I/O Voltages   -0.3V to V <sub>DD</sub> +0.3V
Voltage on AHS, BHS $\ldots$ -6.0V (Transient) to 80V (25°C to 125°C)
Voltage on AHS, BHS $\dots$ -6.0V (Transient) to 70V (-55°C to 125°C)
Voltage on ALS, BLS2.0V (Transient) to +2.0V (Transient)
Voltage on AHB, BHB $\dots$ V <sub>AHS, BHS</sub> -0.3V to V <sub>AHS, BHS</sub> +V <sub>DD</sub>
Voltage on ALO, BLOVALS, BLS -0.3V to V <sub>CC</sub> +0.3V
Voltage on AHO, BHO V <sub>AHS, BHS</sub> -0.3V to V <sub>AHB, BHB</sub> +0.3V
Input Current, HDEL and LDEL
Phase Slew Rate 20V/ns
NOTE: All Voltages relative to V <sub>SS</sub> , unless otherwise specified.

#### **Operating Conditions**

Supply Voltage, V <sub>DD</sub> and V <sub>CC</sub> +9.5V to +15V
Voltage on ALS, BLS1.0V to +1.0V
Voltage on AHB, BHBV <sub>AHS, BHS</sub> +5V to V <sub>AHS, BHS</sub> +15V
Input Current, HDEL and LDEL
Ambient Temperature Range40°C to 85°C

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
SOIC Package	85
Maximum Storage Temperature Range	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Junction Temperature	125 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s))	300 <sup>0</sup> C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

# 

	T <sub>J</sub> = 25 <sup>o</sup> C				C	T <sub>JS</sub> =-4 12		
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	MAX	UNITS
SUPPLY CURRENTS AND CHAI	RGE PUMPS							
V <sub>DD</sub> Quiescent Current	I <sub>DD</sub>	All inputs = 0V	8.5	10.5	14.5	7.5	14.5	mA
V <sub>DD</sub> Operating Current	I <sub>DDO</sub>	Outputs switching f = 500kHz	9.5	12.5	15.5	8.5	15.5	mA
V <sub>CC</sub> Quiescent Current	ICC	All Inputs = 0V, $I_{ALO} = I_{BLO} = 0$	-	0.1	10	-	20	μA
V <sub>CC</sub> Operating Current	Icco	f = 500kHz, No Load	1	1.25	2.0	0.8	3	mA
AHB, BHB Quiescent Current Qpump Output Current	I <sub>AHB</sub> , I <sub>BHB</sub>	All Inputs = 0V, $I_{AHO} = I_{BHO} = 0$ V <sub>DD</sub> = V <sub>CC</sub> = V <sub>AHB</sub> = V <sub>BHB</sub> = 10V	-50	-30	-11	-60	-10	μA
AHB, BHB Operating Current	I <sub>AHBO</sub> , I <sub>BHBO</sub>	f = 500kHz, No Load	0.6	1.2	1.5	0.5	1.9	mA
AHS, BHS, AHB, BHB Leakage Current	IHLK	V <sub>BHS</sub> = V <sub>AHS</sub> = 80V, V <sub>AHB</sub> = V <sub>BHB</sub> = 93V	-	0.02	1.0	-	10	μA
AHB-AHS, BHB-BHS Qpump Output Voltage	V <sub>AHB</sub> -V <sub>AHS</sub> V <sub>BHB</sub> -V <sub>BHS</sub>	$I_{AHB} = I_{AHB} = 0$ , No Load	11.5	12.6	14.0	10.5	14.5	V
INPUT PINS: ALI, BLI, AHI, BHI,	AND DIS							
Low Level Input Voltage	VIL	Full Operating Conditions	-	-	1.0	-	0.8	V
High Level Input Voltage	VIH	Full Operating Conditions	2.5	-	-	2.7	-	V
Input Voltage Hysteresis			-	35	-	-	-	mV
Low Level Input Current	IIL	V <sub>IN</sub> = 0V, Full Operating Conditions	-130	-100	-75	-135	-65	μA
High Level Input Current	IIH	V <sub>IN</sub> = 5V, Full Operating Conditions	-1	-	+1	-10	+10	μA
TURN-ON DELAY PINS: LDEL A	ND HDEL							
LDEL, HDEL Voltage	V <sub>HDEL</sub> , V <sub>LDEL</sub>	I <sub>HDEL</sub> = I <sub>LDEL</sub> = -100μΑ	4.9	5.1	5.3	4.8	5.4	V


### $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V, V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = V_{BHS} = 0V, R_{HDEL} = R_{LDEL} = 100K \text{ and } T_A = 25^{\circ}C, Unless Otherwise Specified (Continued)$ **Electrical Specifications**

				T <sub>J</sub> = 25 <sup>o</sup> C		T <sub>JS</sub> =-40 <sup>o</sup> C TO 125 <sup>o</sup> C			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	MAX	UNITS	
GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, AND BHO									
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 100mA	0.7	0.85	1.0	0.5	1.1	V	
High Level Output Voltage	V <sub>CC</sub> -V <sub>OH</sub>	I <sub>OUT</sub> = -100mA	0.8	0.95	1.1	0.5	1.2	V	
Peak Pullup Current	I <sub>O</sub> +	V <sub>OUT</sub> = 0V	1.7	2.6	3.8	1.4	4.1	A	
Peak Pulldown Current	IO-	V <sub>OUT</sub> = 12V	1.7	2.4	3.3	1.3	3.6	A	
Undervoltage, Rising Threshold	UV+		8.1	8.8	9.4	8.0	9.5	V	
Undervoltage, Falling Threshold	UV-		7.6	8.3	8.9	7.5	9.0	V	
Undervoltage, Hysteresis	HYS		0.25	0.4	0.65	0.2	0.7	V	


Switching Specifications  $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V$ ,  $V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = 0V$ ,  $R_{HDEL} = R_{LDEL} = 10K$ ,  $C_L = 1000pF$ 


			T <sub>J</sub> = 25 <sup>o</sup> C			T <sub>JS</sub> = -40 <sup>o</sup> C TO 125 <sup>o</sup> C		
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNITS
Lower Turn-Off Propagation Delay (ALI-ALO, BLI-BLO)	T <sub>LPHL</sub>		-	30	60	-	80	ns
Upper Turn-Off Propagation Delay (AHI-AHO, BHI-BHO)	T <sub>HPHL</sub>		-	35	70	-	90	ns
Lower Turn-On Propagation Delay (ALI-ALO, BLI-BLO)	T <sub>LPLH</sub>	R <sub>HDEL</sub> = R <sub>LDEL</sub> = 10K	-	45	70	-	90	ns
Upper Turn-On Propagation Delay (AHI-AHO, BHI-BHO)	T <sub>HPLH</sub>	R <sub>HDEL</sub> = R <sub>LDEL</sub> = 10K	-	60	90	-	110	ns
Rise Time	T <sub>R</sub>		-	10	25	-	35	ns
Fall Time	T <sub>F</sub>		-	10	25	-	35	ns
Turn-On Input Pulse Width	T <sub>PWIN-ON</sub>	R <sub>HDEL</sub> = R <sub>LDEL</sub> = 10K	50	-	-	50	-	ns
Turn-Off Input Pulse Width	T <sub>PWIN-OFF</sub>	R <sub>HDEL</sub> = R <sub>LDEL</sub> = 10K	40	-	-	40	-	ns
Turn-On Output Pulse Width	T <sub>PWOUT-ON</sub>	R <sub>HDEL</sub> = R <sub>LDEL</sub> = 10K	40	-	-	40	-	ns
Turn-Off Output Pulse Width	T <sub>PWOUT-OFF</sub>	R <sub>HDEL</sub> = R <sub>LDEL</sub> = 10K	30	-	-	30	-	ns
Disable Turn-Off Propagation Delay (DIS - Lower Outputs)	T <sub>DISLOW</sub>		-	45	75	-	95	ns
Disable Turn-Off Propagation Delay (DIS - Upper Outputs)	TDISHIGH		-	55	85	-	105	ns
Disable to Lower Turn-On Propagation Delay (DIS - ALO and BLO)	T <sub>DLPLH</sub>		-	40	70	-	90	ns
Refresh Pulse Width (ALO and BLO)	T <sub>REF-PW</sub>		240	410	550	200	600	ns
Disable to Upper Enable (DIS - AHO and BHO)	T <sub>UEN</sub>		-	450	620	-	690	ns

## **Timing Diagrams**



7










FIGURE 6. SIDE A, B FLOATING SUPPLY BIAS CURRENT vs FREQUENCY (LOAD = 1000pF)




FIGURE 8. I<sub>AHB</sub>, I<sub>BHB</sub>, NO-LOAD FLOATING SUPPLY BIAS CURRENT vs FREQUENCY




FIGURE 5. I<sub>DDO</sub>, NO-LOAD I<sub>DD</sub> SUPPLY CURRENT vs FREQUENCY (kHz)







FIGURE 7. I<sub>CCO</sub>, NO-LOAD I<sub>CC</sub> SUPPLY CURRENT vs FREQUENCY (kHz) TEMPERATURE















FIGURE 12. DISABLE TO UPPER ENABLE, T<sub>UEN</sub>, PROPAGATION DELAY vs TEMPERATURE








FIGURE 11. UPPER DISABLE TURN-OFF PROPAGATION DELAY T<sub>DISHIGH</sub> vs TEMPERATURE




FIGURE 13. LOWER DISABLE TURN-OFF PROPAGATION DELAY T<sub>DISLOW</sub> vs TEMPERATURE





FIGURE 15. DISABLE TO LOWER ENABLE T<sub>DLPLH</sub> PROPAGATION DELAY vs TEMPERATURE

**Typical Performance Curves**  $V_{DD} = V_{CC} = V_{AHB} = V_{BHB} = 12V$ ,  $V_{SS} = V_{ALS} = V_{BLS} = V_{AHS} = V_{BHS} = 0V$ ,  $R_{HDEL} = R_{LDEL} = 10K$  and  $T_A = 25^{\circ}C$ , Unless Otherwise Specified (Continued)








FIGURE 18. LOWER TURN-OFF PROPAGATION DELAY T<sub>LPHL</sub> vs TEMPERATURE




FIGURE 20. GATE DRIVE FALL TIME  $\mathrm{T}_{\mathrm{F}}$  vs TEMPERATURE




FIGURE 17. UPPER TURN-ON PROPAGATION DELAY T<sub>HPLH</sub> vs TEMPERATURE




FIGURE 19. LOWER TURN-ON PROPAGATION DELAY T<sub>LPLH</sub> vs TEMPERATURE





FIGURE 21. GATE DRIVE RISE TIME T<sub>R</sub> vs TEMPERATURE







FIGURE 22. V<sub>LDEL</sub>, V<sub>HDEL</sub> VOLTAGE vs TEMPERATURE








FIGURE 26. PEAK PULLUP CURRENT I<sub>O+</sub> vs BIAS SUPPLY VOLTAGE




FIGURE 23. HIGH LEVEL OUTPUT VOLTAGE  $\rm V_{CC}$  -  $\rm V_{OH}$  vs BIAS SUPPLY AND TEMPERATURE AT 100mA




FIGURE 25. PEAK PULLDOWN CURRENT I<sub>O</sub> vs BIAS SUPPLY VOLTAGE






FIGURE 27. LOW VOLTAGE BIAS CURRENT I<sub>DD</sub> (LESS QUIESCENT COMPONENT) vs FREQUENCY AND GATE LOAD CAPACITANCE










FIGURE 29. UNDERVOLTAGE LOCKOUT vs TEMPERATURE





FIGURE 30. MINIMUM DEAD-TIME vs DEL RESISTANCE

## Small Outline Plastic Packages (SOIC)



#### NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

#### M20.3 (JEDEC MS-013-AC ISSUE C) 20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIN	<b>IETERS</b>	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.4961	0.5118	12.60	13.00	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.050	BSC	1.27	BSC	-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
Ν	20		20		7
α	0 <sup>0</sup>	8 <sup>0</sup>	0 <sup>0</sup>	8 <sup>0</sup>	-

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

#### NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

#### EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029