FM24CL16B

16Kb Serial 3V F-RAM Memory



Features

16K bit Ferroelectric Nonvolatile RAM

- Organized as 2,048 x 8 bits
- High Endurance 10¹⁴ Read/Writes
- 38 year Data Retention
- NoDelayTM Writes
- Advanced High-Reliability Ferroelectric Process

Fast Two-wire Serial Interface

- Up to 1MHz Maximum Bus Frequency
- Direct Hardware Replacement for EEPROM
- Supports legacy timing for 100 kHz & 400 kHz

Low Power Operation

- 2.7 3.65V Operation
- 100 μA Active Current (100 kHz)
- 3 μA (typ.) Standby Current

Industry Standard Configuration

- Industrial Temperature -40° C to +85° C
- 8-pin "Green"/RoHS SOIC and TDFN Packages

Description


The FM24CL16B is a 16-kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or FRAM is nonvolatile and performs reads and writes like a RAM. It provides reliable data retention for 38 years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories.


The FM24CL16B performs write operations at bus speed. No write delays are incurred. Data is written to the memory array in the cycle after it has been successfully transferred to the device. The next bus cycle may commence immediately without the need for data polling. The FM24CL16B is capable of supporting 10¹⁴ read/write cycles, or a million times more write cycles than EEPROM.

These capabilities make the FM24CL16B ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection where the number of write cycles may be critical, to demanding industrial controls where a long write time can cause data loss. The combination of features allows the system to write data more frequently, with less system overhead.

The FM24CL16B provides substantial benefits to users of serial EEPROM, yet these benefits are available in a hardware drop-in replacement. The FM24CL16B is available in an industry standard 8-pin SOIC package and uses a familiar two-wire protocol. The specifications are guaranteed over the industrial temperature range from -40°C to +85°C.

Pin Configuration





| Pin Names | Function |
|-----------|---------------------|
| SDA | Serial Data/Address |
| SCL | Serial Clock |
| WP | Write Protect |
| VDD | Supply Voltage |
| VSS | Ground |

| Ordering Information | | | | |
|----------------------|--------------------------|--|--|--|
| FM24CL16B-G | "Green"/RoHS 8-pin SOIC | | | |
| FM24CL16B-GTR | "Green"/RoHS 8-pin SOIC, | | | |
| | Tape & Reel | | | |
| FM24CL16B-DG | "Green"/RoHS 8-pin TDFN | | | |
| FM24CL16B-DGTR | "Green"/RoHS 8-pin TDFN, | | | |
| | Tape & Reel | | | |

This product conforms to specifications per the terms of the Ramtron standard warranty. The product has completed Ramtron's internal qualification testing and has reached production status.






Figure 1. Block Diagram

Pin Description

| Pin Name | Type | Pin Description |
|----------|--------|--|
| SDA | I/O | Serial Data Address: This is a bi-directional data pin for the two-wire interface. It |
| | | employs an open-drain output and is intended to be wire-OR'd with other devices on the |
| | | two-wire bus. The input buffer incorporates a Schmitt trigger for noise immunity and the |
| | | output driver includes slope control for falling edges. A pull-up resistor is required. |
| SCL | Input | Serial Clock: The serial clock input for the two-wire interface. Data is clocked-out on |
| | | the falling edge and clocked-in on the rising edge. |
| WP | Input | Write Protect: When WP is high, the entire array is write-protected. When WP is low, |
| | | all addresses may be written. This pin is internally pulled down. |
| VDD | Supply | Supply Voltage |
| VSS | Supply | Ground |
| NC | - | No connect |



Overview

The FM24CL16B is a serial FRAM memory. The memory array is logically organized as a 2,048 x 8 memory array and is accessed using an industry standard two-wire interface. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM24CL16B and a serial EEPROM with the same pinout relates to its superior write performance.

Memory Architecture

When accessing the FM24CL16B, the user addresses 2,048 locations each with 8 data bits. These data bits are shifted serially. The 2,048 addresses are accessed using the two-wire protocol, which includes a slave address (to distinguish from other non-memory devices), a row address, and a segment address. The row address consists of 8-bits that specify one of 256 rows. The 3-bit segment address specifies one of 8 segments within each row. The complete 11-bit address specifies each byte uniquely.

Most functions of the FM24CL16B either are controlled by the two-wire interface or handled automatically by on-board circuitry. The memory is read or written at the speed of the two-wire bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. That is, by the time a new bus transaction can be shifted into the part, a write operation is complete. This is explained in more detail in the interface section below.

Note that the FM24CL16B contains no power management circuits other than a simple internal power-on reset. It is the user's responsibility to ensure that $V_{\rm DD}$ is within data sheet tolerances to prevent incorrect operation.

Two-wire Interface

The FM24CL16B employs a bi-directional two-wire bus protocol using few pins and little board space. Figure 2 illustrates a typical system configuration using the FM24CL16B in a microcontroller-based system. The industry standard two-wire bus is familiar to many users but is described in this section.

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM24CL16B is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including Start, Stop, Data bit, and Acknowledge. Figure 3 illustrates the signal conditions that define the four states. Detailed timing diagrams are in the electrical specifications.




Figure 2. Typical System Configuration






Figure 3. Data Transfer Protocol

Stop Condition

A stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations using the FM24CL16B must end with a Stop condition. If an operation is pending when a Stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

Start Condition

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will prepare the FM24CL16B for a new operation.

If during operation the power supply drops below the specified VDD minimum, the system should issue a Start condition prior to performing another operation.

Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change while SCL is high. For system design considerations, keeping SCL in a low state while idle improves robustness.

Acknowledge

The Acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state, the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge and the operation is aborted.

The receiver would fail to acknowledge for two distinct reasons. First is that a byte transfer fails. In this case, the No-Acknowledge ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not acknowledge to deliberately end an operation. For example, during a read operation, the FM24CL16B will continue to place data onto the bus as long as the receiver sends Acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this will cause the FM24CL16B to attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.

Slave Address

The first byte that the FM24CL16B expects after a Start condition is the slave address. As shown in Figure 4, the slave address contains the device type, the page of memory to be accessed, and a bit that specifies if the transaction is a read or a write.

Bits 7-4 are the device type and should be set to 1010b for the FM24CL16B. The device type allows other types of functions to reside on the 2-wire bus within an identical address range. Bits 3-1 are used for page select. They specify the 256-byte block of memory that is targeted for the current operation. Bit 0 is the read/write bit. R/W=1 indicates a read operation and R/W=0 indicates a write operation.






Figure 4. Slave Address

Word Address

After the FM24CL16B (as receiver) acknowledges the slave ID, the master will place the word address on the bus for a write operation. The word address is the lower 8-bits of the address to be combined with the 3-bits of the page select to specify the exact byte to be written. The complete 11-bit address is latched internally.

No word address occurs for a read operation, though the 3-bit page select is latched internally. Reads always use the lower 8-bits that are held internally in the address latch. That is, reads always begin at the address following the previous access. A random read address can be loaded by doing a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the FM24CL16B increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (7FFh) is reached, the address latch will roll over to 000h. There is no limit on the number of bytes that can be accessed with a single read or write operation.

Data Transfer

After all address information has been transmitted, data transfer between the bus master and the FM24CL16B can begin. For a read operation the device will place 8 data bits on the bus then wait for an acknowledge. If the acknowledge occurs, the next sequential byte will be transferred. If the acknowledge is not sent, the read operation is concluded. For a write operation, the FM24CL16B will accept 8 data bits from the master then send an acknowledge. All data transfer occurs MSB (most significant bit) first.

Memory Operation

The FM24CL16B is designed to operate in a manner very similar to other 2-wire interface memory products. The major differences result from the higher performance write capability of FRAM technology. These improvements result in some differences between the FM24CL16B and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

Write Operation

All writes begin with a slave ID then a word address as previously mentioned. The bus master indicates a write operation by setting the LSB of the Slave Address to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 7FFh to 000h.

Unlike other nonvolatile memory technologies, there is no write delay with FRAM. The entire memory cycle occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a 'ready' condition.

An actual memory array write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using start or stop condition prior to the 8th data bit. The FM24CL16B needs no page buffering.

The memory array can be write protected using the WP pin. Pulling WP high will disable writes to the entire array. The FM24CL16B will not acknowledge data bytes that are written to protected addresses. In addition, the address counter will not increment if writes are attempted to these addresses. Pulling WP low (V_{SS}) will deactivate this feature.

Figure 5 and 6 below illustrates both a single-byte and multiple-byte writes.






Figure 5. Single Byte Write




Figure 6. Multiple Byte Write

Read Operation

There are two types of read operations. They are current address read and selective address read. In a current address read, the FM24CL16B uses the internal address latch to supply the lower 8 address bits. In a selective read, the user performs a procedure to set these lower address bits to a specific value.

Current Address & Sequential Read

As mentioned above the FM24CL16B uses an internal latch to supply the lower 8 address bits for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. This is the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. The 3 page select bits in the slave ID specify the block of memory that is used for the read operation. On the next clock, the FM24CL16B will begin shifting out data from the current address. The current address is the 3 bits from the slave ID combined with the 8 bits that were in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte, the internal address counter will be incremented. Each time the bus master acknowledges a byte this indicates that the FM24CL16B should read out the next sequential byte.

There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24CL16B attempts to read out additional data onto the bus. The four valid methods are as follows.

- The bus master issues a no-acknowledge in the 9th clock cycle and a stop in the 10th clock cycle.
 This is illustrated in the diagrams below. This is the preferred method.
- 2. The bus master issues a no-acknowledge in the 9th clock cycle and a start in the 10th.
- 3. The bus master issues a stop in the 9th clock cycle. Bus contention may result.
- 4. The bus master issues a start in the 9th clock cycle. Bus contention may result.

If the internal address reaches 7FFh it will wrap around to 000h on the next read cycle. Figures 7 and 8 show the proper operation for current address reads.

Selective (Random) Read

A simple technique allows a user to select a random address location as the starting point for a read operation. It uses the first two bytes of a write operation to set the internal address byte followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the word address byte that is loaded into the internal address latch. After the FM24CL16B acknowledges the word address, the bus master issues a start condition. This



simultaneously aborts the write operation and allows the read command to be issued with the slave address set to 1. The operation is now a current address read. This operation is illustrated in Figure 9.




Figure 7. Current Address Read




Figure 8. Sequential Read




Figure 9. Selective (Random) Read



Electrical Specifications

Absolute Maximum Ratings

| Symbol | Description | Ratings |
|--------------------|--|--------------------------------|
| V_{DD} | Power Supply Voltage with respect to V _{SS} | -1.0V to +5.0V |
| $V_{ m IN}$ | Voltage on any pin with respect to V _{SS} | -1.0V to +5.0V |
| | | and $V_{IN} < V_{DD} + 1.0V$ * |
| T_{STG} | Storage Temperature | -55°C to + 125°C |
| T_{LEAD} | Lead temperature (Soldering, 10 seconds) | 260° C |
| V_{ESD} | Electrostatic Discharge Voltage | |
| | - Human Body Model (AEC-Q100-002 Rev. E) | 4kV |
| | - Charged Device Model (AEC-Q100-011 Rev. B) | 1.25kV |
| | - Machine Model (AEC-Q100-003 Rev. E) | 300V |
| | Package Moisture Sensitivity Level | MSL-1 |

^{*} Exception: The " V_{IN} < V_{DD} +1.0V" restriction does not apply to the SCL and SDA inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, $V_{DD} = 2.7 \text{ V to} 3.65 \text{ V}$ unless otherwise specified)

| Symbol | Parameter | Min | Тур | Max | Units | Notes |
|-------------------|---|------------------------|-----|-----------------------|-----------|-------|
| V_{DD} | Main Power Supply | 2.7 | 3.3 | 3.65 | V | |
| I_{DD} | VDD Supply Current | | | | | 1 |
| | @ SCL = 100 kHz | | | 100 | μΑ | |
| | @ SCL = 400 kHz | | | 170 | μA | |
| | @ SCL = 1 MHz | | | 300 | μA | |
| I_{SB} | Standby Current | | 3 | 6 | μΑ | 2 |
| I_{LI} | Input Leakage Current | | | ±1 | μΑ | 3 |
| I_{LO} | Output Leakage Current | | | ±1 | μΑ | 3 |
| V_{IH} | Input High Voltage | $0.7~\mathrm{V_{DD}}$ | | $V_{\rm DD} + 0.3$ | V | |
| $V_{ m IL}$ | Input Low Voltage | -0.3 | | $0.3~\mathrm{V_{DD}}$ | V | |
| V_{OL} | Output Low Voltage | | | | | |
| | $@ I_{OL} = 3.0 \text{ mA}$ | | | 0.4 | V | |
| R_{IN} | WP Input Resistance (WP) | | | | | |
| | For $V_{IN} = V_{IL}$ (max) | 40 | | | ΚΩ | 5 |
| | For $V_{IN} = V_{IH}$ (min) | 1 | | | $M\Omega$ | |
| V _{HYS} | Input Hysteresis (Does not apply to WP) | $0.05~\mathrm{V_{DD}}$ | | | V | 4 |

Notes

- 1. SCL toggling between V_{DD} -0.3V and V_{SS} , other inputs V_{SS} or V_{DD} -0.3V.
- 2. $SCL = SDA = V_{DD}$. All inputs V_{SS} or V_{DD} . Stop command issued.
- 3. V_{IN} or $V_{OUT} = V_{SS}$ to V_{DD} . Does not apply to the WP pin.
- 4. This parameter is characterized but not tested.
- 5. The input pull-down circuit is strong (40K Ω) when the input voltage is below V_{IL} and much weaker (1M Ω) when the input voltage is above V_{IH} .



| AC Parameters | $(T_{\Lambda} = -40^{\circ})$ | $C \text{ to } + 85^{\circ}$ | C. V | $I_{DD} = 2.7V$ | to 3.65V | unless | otherwise s | pecified) |
|----------------------|-------------------------------|------------------------------|------|-----------------|----------|--------|-------------|-----------|
| | | | | | | | | |

| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units | Notes |
|---------------------|---|-----|------|-----|-----|------|------|-------|-------|
| f_{SCL} | SCL Clock Frequency | 0 | 100 | 0 | 400 | 0 | 1000 | kHz | 1 |
| t_{LOW} | Clock Low Period | 4.7 | | 1.3 | | 0.6 | | μs | |
| t _{HIGH} | Clock High Period | 4.0 | | 0.6 | | 0.4 | | μs | |
| t_{AA} | SCL Low to SDA Data Out Valid | | 3 | | 0.9 | | 0.55 | μs | |
| t_{BUF} | Bus Free Before New Transmission | 4.7 | | 1.3 | | 0.5 | | μs | |
| t _{HD:STA} | Start Condition Hold Time | 4.0 | | 0.6 | | 0.25 | | μs | |
| t _{SU:STA} | Start Condition Setup for Repeated Start | | | 0.6 | | 0.25 | | μs | |
| t _{HD:DAT} | Data In Hold Time | | | 0 | | 0 | | ns | |
| t _{SU:DAT} | Data In Setup Time | | | 100 | | 100 | | ns | |
| t_R | Input Rise Time | | 1000 | | 300 | | 300 | ns | 2 |
| t_{F} | Input Fall Time | | 300 | | 300 | | 100 | ns | 2 |
| $t_{SU:STO}$ | Stop Condition Setup | 4.0 | | 0.6 | | 0.25 | | μs | |
| t _{DH} | Data Output Hold (from SCL @ V _{IL}) | 0 | | 0 | | 0 | | ns | |
| t_{SP} | Noise Suppression Time Constant on SCL, SDA | | 50 | | 50 | | 50 | ns | |

Notes: All SCL specifications as well as start and stop conditions apply to both read and write operations.

- 1 The speed-related specifications are guaranteed characteristic points from DC to 1 MHz.
- 2 This parameter is periodically sampled and not 100% tested.


Capacitance $(T_A = 25^{\circ} C, f=1.0 MHz, V_{DD} = 3V)$

| Symbol | Parameter | Max | Units | Notes |
|-----------|--------------------------------|-----|-------|-------|
| $C_{I/O}$ | Input/Output Capacitance (SDA) | 8 | pF | 1 |
| C_{IN} | Input Capacitance | 6 | pF | 1 |

Notes

1 This parameter is periodically sampled and not 100% tested.

Power Cycle Timing



Power Cycle Timing ($T_A = -40$ °C to +85°C, $V_{DD} = 2.7$ V to 3.65V unless otherwise specified)

| Symbol | Parameter | Min | Max | Units | Notes |
|-------------------|--|-----|-----|-------|-------|
| t_{PU} | Power Up (V _{DD} min) to First Access (Start condition) | 1 | 1 | ms | |
| t_{PD} | Last Access (Stop condition) to Power Down (V _{DD} min) | 0 | - | μs | |
| t_{VR} | V _{DD} Rise Time | 30 | 1 | μs/V | 1 |
| t_{VF} | V _{DD} Fall Time | 30 | | μs/V | 1 |

Notes

1. Slope measured at any point on V_{DD} waveform.



AC Test Conditions


Input Pulse Levels $\rm 0.1~V_{DD}$ to 0.9 $\rm V_{DD}$

Input rise and fall times 10 ns Input and output timing levels 0.5 V_{DD}


Diagram Notes


All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.

Equivalent AC Load Circuit



Read Bus Timing






Data Retention

| Symbol | Parameter | Min | Max | Units | Notes | | | |
|----------|-----------|-----|-----|-------|-------|--|--|--|
| T_{DR} | @ +85°C | 10 | - | Years | | | | |
| | @ +80°C | 19 | - | Years | | | | |
| | @ +75°C | 38 | - | Years | | | | |




Mechanical Drawing

8-pin SOIC (JEDEC MS-012 variation AA)



Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in <u>millimeters</u>.

SOIC Package Marking Scheme



Legend:

XXXXXX= part number, P= package type (G=SOIC)

R=rev code, LLLLLLL= lot code

RIC=Ramtron Int'l Corp, YY=year, WW=work week


Example: FM24CL16B, "Green" SOIC package, Year 2010, Work Week 49

FM24CL16BG A00002G1


RIC1049



8-pin TDFN (4.0mm x 4.5mm body, 0.95mm pitch)



Note: All dimensions in millimeters. The exposed pad should be left floating.





Revision History

| Revision | Date | Summary |
|----------|------------|---|
| 1.0 | 11/10/2010 | Initial Release |
| 1.1 | 12/20/2010 | Added 4x4.5mm DFN package. |
| 1.2 | 1/17/2011 | Fixed DFN pinout. Modified DFN mechanical drawing and recommended pcb |
| | | footprint. |
| 1.3 | 2/10/2011 | Added ESD ratings. Updated DFN package marking. |
| 1.4 | 2/15/2011 | Changed t _{PU} and t _{VF} spec limits. |
| 3.0 | 1/6/2012 | Changed to Production status. Changed t _{VF} spec. |

Document History

Document Title: FM24CL16B 16Kb Serial 3V F-RAM Memory

Document Number: 001-84456

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|--------------------|--------------------|--|
| ** | 3902082 | GVCH | 02/25/2013 | New Spec |
| *A | 3924523 | GVCH | 03/07/2013 | Changed t _{PU} spec value from 10 ms to 1ms |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Touch Sensing

Automotive cypress.com/go/automotive

Clocks & Buffers cypress.com/go/clocks

Interface cypress.com/go/interface

Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/touch

Memory cypress.com/go/memory

PSoC cypress.com/go/psoc

USB Controllers cypress.com/go/usb

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

RAMTRON is a registered trademark and NoDelay™ is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2011-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or railure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.