

Product data sheet

1. Product profile

1.1 General description

Passivated ultra sensitive gate thyristor in a SOT54 plastic package.

1.2 Features

Ultra sensitive gate

 Direct interfacing to low power gate trigger circuits

1.3 Applications

- Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)
- Solid state relays

- General purpose switching
- Small engine ignition

1.4 Quick reference data

- V_{DRM} ≤ 400 V
- $V_{RRM} \le 400 \text{ V}$
- $I_{TSM} \le 8 \text{ A (t = 10 ms)}$

- $I_{T(RMS)} \le 0.8 A$
- $I_{GT} \le 12 \mu A$

2. Pinning information

Table 1. Pinning

Pin	Description	Simplified outline	Graphic symbol
1	anode (A)		. 51
2	gate (G)		A - K G
3	cathode (K)		sym037
		SOT54 (TO-92)	



Thyristor, sensitive gate

3. Ordering information

Table 2. Ordering information

Type number	Package				
	Name	Description	Version		
EC103D1	TO-92	plastic single-ended leaded (through hole) package; 3 leads	SOT54		

4. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	400	V
V_{RRM}	repetitive peak reverse voltage		-	400	V
V_{DSM}	non-repetitive peak off-state voltage		-	450	V
V_{RSM}	non-repetitive peak reverse voltage		-	450	V
$I_{T(AV)}$	average on-state current	half sine wave; $T_{lead} \le 92 ^{\circ}\text{C}$; see Figure 1	-	0.5	Α
I _{T(RMS)}	RMS on-state current	all conduction angles; see Figure 4 and 5	-	0.8	Α
I _{TSM}	non-repetitive peak on-state current	half sine wave; $T_j = 25$ °C prior to surge; see Figure 2 and 3			
		t = 10 ms	-	8	Α
		t = 8.3 ms	-	9	Α
l ² t	I ² t for fusing	t _p = 10 ms	-	0.32	A ² s
dI _T /dt	rate of rise of on-state current	$I_{TM} = 2 \text{ A}; I_G = 10 \text{ mA};$ $dI_G/dt = 0.1 \text{ A}/\mu\text{s}$	-	50	A/μs
I_{GM}	peak gate current		-	1	Α
V_{RGM}	peak reverse gate voltage		-	5	V
P_{GM}	peak gate power		-	2	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.1	W
T _{stg}	storage temperature		-40	+150	°C
Tj	junction temperature		-	125	°C

Thyristor, sensitive gate




Fig 1. Total power dissipation as a function of average on-state current; maximum values

Form factor $a = I_{T(RMS)}/I_{T(AV)}$




Fig 2. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

Thyristor, sensitive gate




Fig 3. Non-repetitive peak on-state current as a function of pulse duration; maximum values




Fig 4. RMS on-state current as a function of surge duration; maximum values





Fig 5. RMS on-state current as a function of lead temperature; maximum values

Thyristor, sensitive gate

5. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th(j-lead)}}$	thermal resistance from junction to lead	see Figure 6	-	-	60	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	printed-circuit board mounted; lead length 4 mm	-	150	-	K/W



Thyristor, sensitive gate

6. Characteristics

Table 5. Characteristics

 $T_j = 25 \,^{\circ}C$ unless otherwise stated.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
I _{GT}	gate trigger current	$V_D = 12 \text{ V; } I_T = 0.1 \text{ A; see } \frac{\text{Figure 8}}{}$	-	3	12	μΑ
lL	latching current	V_D = 12 V; I_{GT} = 0.5 mA; R_{GK} = 1 k Ω ; see Figure 10		2	6	mA
Ін	holding current	V_D = 12 V; I_{GT} = 0.5 mA; R_{GK} = 1 k Ω ; see Figure 11	-	2	5	mA
V _T	on-state voltage	I _T = 1 A	-	1.2	1.35	V
V _{GT}	gate trigger voltage	I _T = 10 mA; see <u>Figure 7</u>				
		$V_D = 12 \text{ V}$	-	0.5	0.8	V
		$V_D = V_{DRM(max)}$; $T_j = 125 ^{\circ}C$	0.2	0.3	-	V
I _D	off-state current	$V_D = V_{DRM(max)}$; $T_j = 125$ °C; $R_{GK} = 1 \text{ k}\Omega$	-	0.05	0.1	mA
I _R	reverse current	$V_R = V_{RRM(max)}; T_j = 125 ^{\circ}C;$ $R_{GK} = 1 k\Omega$	-	0.05	0.1	mA
Dynamic c	characteristics					
dV _D /dt	rate of rise of off-state voltage	$V_{DM} = 0.67 \times V_{DRM(max)}$; $T_j = 125$ °C; exponential waveform; $R_{GK} = 1 \text{ k}\Omega$; see Figure 12	-	150	-	V/μs
t _{gt}	gate-controlled turn-on time	$I_{TM} = 2 \text{ A}; V_D = V_{DRM(max)}; I_G = 10 \text{ mA};$ $dI_G/dt = 0.1 \text{ A}/\mu\text{s}$	-	2	-	μs
t _q	commutated turn-off time	$V_{DM} = 0.67 \times V_{DRM(max)}; T_j = 125 ^{\circ}C;$ $I_{TM} = 1.6 A; V_R = 35 V;$ $(dI_T/dt)_M = 30 A/\mu s; dV_D/dt = 2 V/\mu s;$ $R_{GK} = 1 k\Omega$	-	100	-	μs

Thyristor, sensitive gate




Fig 7. Normalized gate trigger voltage as a function of junction temperature





Fig 8. Normalized gate trigger current as a function of junction temperature




 $V_0 = 0.895 \text{ V}$

 $R_s = 0.195 \Omega$

- (1) $T_i = 125 \,^{\circ}C$; typical values
- (2) $T_j = 125 \,^{\circ}C$; maximum values
- (3) $T_j = 25$ °C; typical values

Fig 9. On-state current as a function of on-state voltage




 $R_{GK} = 1 k\Omega$

Fig 10. Normalized latching current as a function of junction temperature

EC103D1_2 © NXP B.V. 2008. All rights reserved.

Thyristor, sensitive gate




7. Package information

Epoxy meets requirements of UL 94 V-0 at 3.175 mm

8. Package outline

Plastic single-ended leaded (through hole) package; 3 leads

SOT54



Note

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.

OUTLINE		REFER	ENCES		EUROPEAN PROJECTION ISS	ISSUE DATE
VERSION	IEC	JEDEC	JEITA			ISSUE DATE
SOT54		TO-92	SC-43A			-04-06-28- 04-11-16

Fig 13. Package outline SOT54 (TO-92)

Thyristor, sensitive gate

9. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
EC103D1_2	20080731	Product data sheet	-	EC103D1-01
Modifications:		f this data sheet has been red NXP Semiconductors.	esigned to comply w	rith the new identity
	 Legal texts have 	ave been adapted to the new	company name whe	re appropriate.
	 Table 3 "Limit 	ting values" on page 2; V _{DSM} a	and V _{RSM} added.	
	• Table 5 "Cha	racteristics" on page 6; dV _D /dt	t uprated.	
	• Figure 4 on p	oage 4; graph redrawn.		
	Figure 6 on p	oage 5; graph redrawn.		
	• Figure 11; gr	aph added.		
	• Figure 12; gr	aph added.		
EC103D1-01 (9397 750 08574)	20011101	Product data	-	-

Thyristor, sensitive gate

10. Legal information

10.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

© NXP B.V. 2008. All rights reserved.

Thyristor, sensitive gate

12. Contents

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 5
6	Characteristics 6
7	Package information 8
8	Package outline 9
9	Revision history
10	Legal information
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks11
11	Contact information
12	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

