

# CY7C4421V/4201V/4211V/4221V PRELIMINARY CY7C4231V/4241V/4251V

# Low Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

#### Features

- High-speed, low-power, first-in, first-out (FIFO) memories
- 64 x 9 (CY7C4421V)
- 256 x 9 (CY7C4201V)
- 512 x 9 (CY7C4211V)
- 1K x 9 (CY7C4221V)
- 2K x 9 (CY7C4231V)
- 4K x 9 (CY7C4241V)
- 8K x 9 (CY7C4251V)
- High-speed 66-MHz operation (15 ns read/write cycle time)
- Low power (I<sub>CC</sub> = 20 mA)
- 3.3V operation for low power consumption and easy integration into low voltage systems
- 5V tolerant inputs V<sub>IH max</sub>= 5V
- Fully asynchronous and simultaneous read and write operation
- Empty, Full, and Programmable Almost Empty and Almost Full status flags
- TTL compatible
- Output Enable (OE) pin
- Independent read and write enable pins
- · Center power and ground pins for reduced noise
- Width Expansion Capability
- Space saving 32-pin 7mm x 7mm TQFP

#### • 32-pin PLCC


#### **Functional Description**

The CY7C42X1V are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 9 bits wide. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/LD).

When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read-enable pins (REN1, REN2). In addition, the CY7C42X1V has an output enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable.

Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data



3901 North First Street

San Jose • CA 95134 • 408-943-2600 June 1997 – Revised August 18, 1997



#### Functional Description (continued)

The CY7C42X1V provides four status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty–7 and Full–7.

The flags are synchronous, i.e., they change state relative to either the read clock (RCLK) or the write clock (WCLK). When

entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the RCLK. The flags denoting Almost Full, and Full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle

All configurations are fabricated using an advanced  $0.65\mu$  P-Well CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.

#### **Selection Guide**

		7C42X1V-15	7C42X1V-25	7C42X1V-35
Maximum Frequency (MHz)		66.7	40	28.6
Maximum Access Time (ns)		11	15	20
Minimum Cycle Time (ns)		15	25	35
Minimum Data or Enable Set-Up (ns)		4	6	7
Minimum Data or Enable Hold	(ns)	1	1	2
Maximum Flag Delay (ns)		10	15	20
Active Power Supply Current (mA)	Commercial	20	20	20

	CY7C4421V	CY7C4201V	CY7C4211V	CY7C4221V	CY7C4231V	CY7C4241V	CY7C4251V
Density	64 x 9	256 x 9	512 x 9	1K x 9	2K x 9	4K x 9	8K x 9

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +5.0V
DC Voltage Applied to Outputs in High Z State0.5V to +5.0V
DC Input Voltage0.5V to +5.0V

#### 

#### **Operating Range**

Range Ambient Temperature		v <sub>cc</sub>	
Commercial	0°C to +70°C	$3.3V\pm300mV$	

#### **Pin Definitions**

Signal Name	Description	I/O	Description
D <sub>0-8</sub>	Data Inputs	I	Data Inputs for 9-bit bus
Q <sub>0-8</sub>	Data Outputs	0	Data Outputs for 9-bit bus
WEN1	Write Enable 1	I	The only write enable when device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH.
WEN2/LD Write Enable 2		Ι	If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this pin
Dual Mode Pin	Load	I	operates as a control to write or read the programmable flag offsets. WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
REN1, REN2	Read Enable Inputs	I	Enables the device for Read operation.
WCLK	Write Clock	I	The rising edge clocks data into the FIFO when $\overline{\text{WEN1}}$ is LOW and $\overline{\text{WEN2}/\text{LD}}$ is HIGH and the FIFO is not Full. When $\overline{\text{LD}}$ is asserted, WCLK writes data into the programmable flag-off-set register.



## Pin Definitions (continued)

Signal Name	Description	I/O	Description
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when $\overline{\text{REN1}}$ and $\overline{\text{REN2}}$ are LOW and the FIFO is not Empty. When WEN2/LD is LOW, RCLK reads data out of the programmable flag-offset register.
ĒF	Empty Flag	0	When $\overline{EF}$ is LOW, the FIFO is empty. $\overline{EF}$ is synchronized to RCLK.
FF	Full Flag	0	When $\overline{FF}$ is LOW, the FIFO is full. $\overline{FF}$ is synchronized to WCLK.
PAE	Programmable Almost Empty	0	When PAE is LOW, the FIFO is almost empty based on the almost empty offset value pro- grammed into the FIFO.
PAF	Programmable Almost Full	0	When $\overrightarrow{PAF}$ is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO.
RS	Reset	I	Resets device to empty condition. A reset is required before an initial read or write operation after power-up.
ŌĒ	Output Enable	I	When $\overline{OE}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{OE}$ is HIGH, the FIFO's outputs are in High Z (high-impedance) state.

PRELIMINARY

## Electrical Characteristics Over the Operating Range<sup>[1]</sup>


			7C42X1V-15		7C42)	(1V-25	7C42X1V- 35		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -2.0 \text{ mA}$	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.,$ $I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	5.0	2.0	5.0	2.0	5.0	V
VIL	Input LOW Voltage		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.	-10	+10	-10	+10	-10	+10	μΑ
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current		-10	+10	-10	+10	-10	+10	μΑ
I <sub>CC</sub> <sup>[2]</sup>	Active Power Supply Current	Com'l		20		20		20	mA
I <sub>SB</sub> <sup>[3]</sup>	Average Standby Current	Com'l		6		6		6	mA

## Capacitance<sup>[4]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF



#### AC Test Loads and Waveforms<sup>[5, 6]</sup>



PRELIMINARY



42X1V-5

Equivalent to: THÉVENIN EQUIVALENT Rth=200 Ohms OUTPUT -------• Vth=2.0V

#### Switching Characteristics Over the Operating Range

	7C42	X1V-15	7C42)	(1V-25	7C422	X1V-35	
Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock Cycle Frequency		66.7		40		28.6	MHz
Data Access Time	2	11	2	15	2	20	ns
Clock Cycle Time	15		25		35		ns
Clock HIGH Time	6		10		14		ns
Clock LOW Time	6		10		14		ns
Data Set-Up Time	4		6		7		ns
Data Hold Time	1		2		2		ns
Enable Set-Up Time	4		6		7		ns
Enable Hold Time	1		2		2		ns
Reset Pulse Width <sup>[7]</sup>	15		25		35		ns
Reset Set-Up Time	10		15		20		ns
Reset Recovery Time	10		15		20		ns
Reset to Flag and Output Time		15		25		35	ns
Output Enable to Output in Low Z <sup>[8]</sup>	0		0		0		ns
Output Enable to Output Valid	3	8	3	12	3	15	ns
Output Enable to Output in High Z <sup>[8]</sup>	3	8	3	12	3	15	ns
Write Clock to Full Flag		11		15		20	ns
Read Clock to Empty Flag		11		15		20	ns
Clock to Programmable Almost-Full Flag		11		15		20	ns
Clock to Programmable Almost-Full Flag		11		15		20	ns
Skew Time between Read Clock and Write Clock for Empty Flag and Full Flag	6		10		12		ns
Skew Time between Read Clock and Write Clock for Almost-Empty Flag and Almost-Full Flag	15		18		20		ns
	Clock Cycle Frequency      Data Access Time      Clock Cycle Time      Clock HIGH Time      Clock LOW Time      Data Set-Up Time      Data Hold Time      Enable Set-Up Time      Enable Set-Up Time      Reset Pulse Width <sup>[7]</sup> Reset Set-Up Time      Reset Set-Up Time      Reset Recovery Time      Reset to Flag and Output Time      Output Enable to Output in Low Z <sup>[8]</sup> Output Enable to Output Valid      Output Enable to Output In High Z <sup>[8]</sup> Write Clock to Full Flag      Read Clock to Empty Flag      Clock to Programmable Almost-Full Flag      Skew Time between Read Clock and Write Clock      Skew Time between Read Clock and Write Clock	DescriptionMin.Clock Cycle Frequency2Data Access Time2Clock Cycle Time15Clock Cycle Time6Clock LOW Time6Data Set-Up Time4Data Hold Time1Enable Set-Up Time4Enable Set-Up Time1Reset Pulse Width <sup>[7]</sup> 15Reset Set-Up Time10Reset Recovery Time10Reset to Flag and Output Time0Output Enable to Output in Low Z <sup>[8]</sup> 0Output Enable to Output yalid3Write Clock to Full Flag3Read Clock to Empty FlagClock to Programmable Almost-Full FlagSkew Time between Read Clock and Write Clock for Empty Flag and Full Flag6Skew Time between Read Clock and Write Clock6Skew Time between Read Clock and Write Clock15	Clock Cycle Frequency66.7Data Access Time211Clock Cycle Time15Clock LOW Time6Data Set-Up Time4Data Set-Up Time1Enable Set-Up Time4Enable Set-Up Time1Reset Pulse Width <sup>[7]</sup> 15Reset Set-Up Time10Reset Recovery Time10Reset to Flag and Output Time15Output Enable to Output in Low Z <sup>[8]</sup> 0Output Enable to Output yalid3Write Clock to Full Flag11Clock to Programmable Almost-Full Flag11Skew Time between Read Clock and Write Clock6Skew Time between Read Clock and Write Clock15	DescriptionMin.Max.Min.Clock Cycle Frequency66.7Data Access Time2Clock Cycle Time15Clock Cycle Time15Clock LOW Time6Data Set-Up Time6Data Set-Up Time4Data Hold Time1Pata Hold Time1Enable Set-Up Time4Enable Set-Up Time1Patest Pulse Width <sup>[7]</sup> 15Reset Pulse Width <sup>[7]</sup> 15Reset Set-Up Time10Its15Reset Set-Up Time10Output Enable to Output Time10Output Enable to Output in Low Z <sup>[8]</sup> 0Output Enable to Output in High Z <sup>[8]</sup> 3Write Clock to Full Flag11Clock to Programmable Almost-Full Flag11Clock to Programmable Almost-Full Flag11Skew Time between Read Clock and Write Clock6Skew Time between Read Clock and Write Clock15Skew Time between Read Clock and Write Clock1	Description      Min.      Max.      Min.      Max.        Clock Cycle Frequency      66.7      40        Data Access Time      2      11      2      15        Clock Cycle Time      15      25      10      10        Clock Cycle Time      6      10      10      10      10        Clock HIGH Time      6      10      15      10      15      10      15      10      15      10      15      10      15      10      15      11      15      125      11      15      125      11      15      125      125      125      125      125      125      125      125      125      125      125      125      125      125      125      125      125      125 <td< td=""><td>Description      Min.      Max.      Min.      Max.      Min.        Clock Cycle Frequency      66.7      40        Data Access Time      2      11      2      15      2        Clock Cycle Time      15      25      35      35        Clock Cycle Time      6      10      14        Clock LOW Time      6      10      14        Data Set-Up Time      4      6      7        Data Hold Time      1      2      2      2        Enable Set-Up Time      4      6      7      2      2        Enable Hold Time      1      2      2      2      2        Reset Pulse Width<sup>[7]</sup>      15      25      35      35        Reset Recovery Time      10      15      20      20        Reset to Flag and Output Time      15      25      35        Output Enable to Output valid      3      8      3      12      3        Output Enable to Output valid      3      8      3      12      3</td><td>Description      Min.      Max.      Min.      Max.      Min.      Max.        Clock Cycle Frequency      66.7      40      28.6        Data Access Time      2      11      2      15      2      20        Clock Cycle Time      15      25      35        2      11      2      15      2      20        Clock Cycle Time      15      25      35         35         Clock LOW Time      6      10      14   <td< td=""></td<></td></td<>	Description      Min.      Max.      Min.      Max.      Min.        Clock Cycle Frequency      66.7      40        Data Access Time      2      11      2      15      2        Clock Cycle Time      15      25      35      35        Clock Cycle Time      6      10      14        Clock LOW Time      6      10      14        Data Set-Up Time      4      6      7        Data Hold Time      1      2      2      2        Enable Set-Up Time      4      6      7      2      2        Enable Hold Time      1      2      2      2      2        Reset Pulse Width <sup>[7]</sup> 15      25      35      35        Reset Recovery Time      10      15      20      20        Reset to Flag and Output Time      15      25      35        Output Enable to Output valid      3      8      3      12      3        Output Enable to Output valid      3      8      3      12      3	Description      Min.      Max.      Min.      Max.      Min.      Max.        Clock Cycle Frequency      66.7      40      28.6        Data Access Time      2      11      2      15      2      20        Clock Cycle Time      15      25      35        2      11      2      15      2      20        Clock Cycle Time      15      25      35         35         Clock LOW Time      6      10      14 <td< td=""></td<>


Notes:

1. 2. 3. 4. 5. 6. 7. 8.

se: See the last page of this specification for Group A subgroup testing information. Outputs open. Tested at Frequency = 20 MHz. All inputs =  $V_{CC}$  - 0.2V, except WCLK and RCLK, which are switching at 20MHz. Tested initially and after any design or process changes that may affect these parameters.  $C_L = 30 \text{ pF}$  for all AC parameters except for  $t_{OHZ}$ .  $C_L = 5 \text{ pF}$  for  $t_{OHZ}$ . Pulse widths less than minimum values are not allowed. Values guaranteed by design, not currently tested.



#### Switching Waveforms




Notes:

t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK rising edge. t<sub>SKEW1</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW1</sub>, then EF may not change state until the next WCLK rising edge. 10.

<sup>9.</sup> 




## Switching Waveforms (continued)



#### Notes:

- The clocks (RCLK, WCLK) can be free-running during reset.
  After reset, the outputs will be LOW if OE = 0 and three-state if OE=1.
  Holding WEN2/LD HIGH during reset will make the pin act as a second enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.





#### First Data Word Latency after Reset with Simultaneous Read and Write


Notes:

When  $t_{SKEW1} \ge minimum$  specification,  $t_{FRL}$  (maximum) =  $t_{CLK} + t_{SKEW1}$ . When  $t_{SKEW1} < minimum$  specification,  $t_{FRL}$  (maximum) = either  $2^*t_{CLK} + t_{SKEW1}$  or  $t_{CLK} + t_{SKEW1}$ . The Latency Timing applies only at the Empty Boundary (EF = LOW). The first word is available the cycle after EF goes HIGH, always. 14.

15.




#### **Empty Flag Timing**




PRELIMINARY



#### Switching Waveforms (continued)



#### Programmable Almost Empty Flag Timing




Notes:


t<sub>SKEW2</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW2</sub>, then PAE may not change state until the next RCLK.
 PAE offset = n.

<sup>18.</sup> If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.





PRELIMINARY




- Notes:
- 19. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words of the FIFO when PAF goes LOW.

20. 21.

PAF offset = m. 64-m words for CY7C4421V, 256-m words in FIFO for CY7C4201V, 512–m words for CY7C4211V, 1024–m words for CY7C4221V, 2048–m words for CY7C4231V, 4096–m words for CY7C4241V, 8192-m words for CY7C4251V. t<sub>SKEW2</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW2</sub>, then PAF may not change state until the next WCLK. 22.





PRELIMINARY

#### Architecture

The CY7C42X1V consists of an array of 64 to 8K words of 9 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN1, REN2, WEN1, WEN2, RS), and flags (EF, PAE, PAF, FF).

#### **Resetting the FIFO**

Upon power-up, the FIFO must be reset with a Reset ( $\overline{RS}$ ) cycle. This causes the FIFO to enter the Empty condition signified by  $\overline{EF}$  being LOW. All data outputs ( $Q_{0-8}$ ) go LOW t<sub>RSF</sub> after the rising edge of  $\overline{RS}$ . In order for the FIFO to reset to its default state, a falling edge must occur on  $\overline{RS}$  and the user must not read or write while  $\overline{RS}$  is LOW. All flags are guaranteed to be valid t<sub>RSF</sub> after  $\overline{RS}$  is taken LOW.

#### **FIFO Operation**

When the  $\overline{\text{WEN1}}$  signal is active LOW and WEN2 is active HIGH, data present on the  $D_{0-8}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the  $\overline{\text{REN1}}$  and  $\overline{\text{REN2}}$  signals are active LOW, data in the FIFO memory will be presented on the  $Q_{0-8}$  outputs. New data will be presented on each rising edge of RCLK while  $\overline{\text{REN1}}$  and  $\overline{\text{REN2}}$  are active.  $\overline{\text{REN1}}$  and  $\overline{\text{REN2}}$  must set up  $t_{ENS}$  before RCLK for it to be a valid read function. WEN1 and WEN2 must occur  $t_{ENS}$  before WCLK for it to be a valid write function.

An output enable ( $\overline{OE}$ ) pin is provided to three-state the  $Q_{0-8}$  outputs when  $\overline{OE}$  is asserted. When  $\overline{OE}$  is enabled (LOW), data in the output register will be available to the  $Q_{0-8}$  outputs after t<sub>OE</sub>.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-8}$  outputs even after additional reads occur.

Write Enable 1 (WEN1) - If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only write enable control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored is the RAM array sequentially and independently of any on-going read operation. Write Enable 2/Load (WEN2/LD) - This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WEN2/LD) is set active HIGH at Reset (RS=LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

#### Programming

When WEN2/LD is held LOW during Reset, this pin is the load (LD) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 8-bit offset registers contained in the CY7C42X1V for writing or reading data to these registers.


When the device is configured for programmable flags and both WEN2/LD and WEN1 are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are LOW. The fifth LOW-to-HIGH transition of WCLK while WEN2/LD and WEN1 are LOW writes data to the empty LSB register again. *Figure 1* shows the registers sizes and default values for the various device types.

It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the WEN2/LD input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought LOW, a write operation stores data in the next offset register in sequence.

The contents of the offset registers can be read to the data outputs when WEN2/LD is LOW and both  $\overline{\text{REN1}}$  and  $\overline{\text{REN2}}$  are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads should not be preformed simultaneously on the offset registers.



## CY7C4421V/4201V/4211V/4221V CY7C4231V/4241V/4251V



IMINARY

PREL

Figure 1. Offset Register Location and Default Values

#### Programmable Flag (PAE, PAF) Operation

Whether the flag offset registers are programmed as described in *Table 1* or the default values are used, the programmable almost-empty flag (PAE) and programmable almost-full flag (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers.

Table 1.	Writing	the Offset	Registers
----------	---------	------------	-----------

LD	WEN	WCLK <sup>[23]</sup>	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

The number formed by the empty offset least significant bit register and empty offset most significant register is referred to as *n* and determines the operation of  $\overrightarrow{PAE}$ .  $\overrightarrow{PAE}$  is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop and is LOW when the FIFO contains n or fewer unread words.  $\overrightarrow{PAE}$  is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words.

The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as *m* and determines the operation of PAF. PAE is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4421V. (64 - m), CY7C4201V (256 - m), CY7C4211V (512 - m), CY7C4221V (1K - m), CY7C4231V (2K - m), CY7C4241V (4K - m), and CY7C4251V (8K - m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m.

Note:

23. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.



#### Table 2. Status Flags

	Number of Words in FIF	-0				
CY7C4421V	CY7C4201V	CY7C4211V	FF	PAF	PAE	EF
0	0	0	Н	Н	L	L
1 to n <sup>[24]</sup>	1 to n <sup>[24]</sup>	1 to n <sup>[24]</sup>	Н	Н	L	Н
(n+1) to 32	(n+1) to 128	(n+1) to 256	Н	Н	н	Н
33 to (64–(m+1))	129 to (256–(m+1))	257 to (512–(m+1))	Н	Н	Н	Н
(64–m) <sup>[25]</sup> to 63	(256–m) <sup>[25]</sup> to 255	(512–m) <sup>[25]</sup> to 511	Н	L	н	Н
64	256	512	L	L	Н	Н

PRELIMINARY

Number of Words in FIFO							
CY7C4221V	CY7C4231V	CY7C4241V	CY7C4251V	FF	PAF	PAE	EF
0	0	0	0	Н	Н	L	L
1 to n <sup>[24]</sup>	Н	Н	L	Н			
(n+1) to 512	(n+1) to 1024	(n+1) to 2048	(n+1) to 4096	Н	Н	Н	Н
513 to (1024 –(m+1))	1025 to (2048 –(m+1))	2049 to (4096 –(m+1))	4097 to (8192 –(m+1))	Н	Н	Н	Н
(1024–m) <sup>[25]</sup> to 1023	(2048–m) <sup>[25]</sup> to 2047	(4096-m) <sup>[25]</sup> to 4095	(8192–m) <sup>[25]</sup> to 8191	Н	L	Н	Н
1024	2048	4096	8192	L	L	Н	Н

Notes:

24. n = Empty Offset (n=7 default value).

## 25. m = Full Óffset (m=7 default value).

#### Width Expansion Configuration

Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{\text{EF}}$  and  $\overline{\text{FF}}$ ). The partial status flags ( $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$ ) can be detected from any one device. *Figure 2* demonstrates a 18-bit word width by using two CY7C42X1Vs. Any word width can be attained by adding additional CY7C42X1Vs.

When the CY7C42X1V is in a Width Expansion Configuration, the Read Enable ( $\overline{\text{REN2}}$ ) control input can be grounded (See *Figure 2*). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set to LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.

#### **Flag Operation**

The CY7C42X5 devices provide five flag pins to indicate the condition of the FIFO contents. Empty, Full,  $\overrightarrow{PAE}$ , and  $\overrightarrow{PAF}$  are synchronous.

#### Full Flag

The Full Flag (FF) will go LOW when device is full. Write operations are inhibited whenever  $\overline{FF}$  is LOW regardless of the state of  $\overline{WEN1}$  and  $\overline{WEN2/LD}$ .  $\overline{FF}$  is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

#### **Empty Flag**

The Empty Flag ( $\overline{EF}$ ) will go LOW when the device is empty. Read operations are inhibited whenever  $\overline{EF}$  is LOW, regardless of the state of  $\overline{REN1}$  and  $\overline{REN2}$ .  $\overline{EF}$  is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.






Figure 2. Block Diagram of 64 x 9,256 x 9,512 x 9,1024 x 9,2048 x 9,4096 x 9,8192 x 9Low Voltage Synchronous FIFO Memory Used in a Width Expansion Configuration

#### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4421V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4421V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4421V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4421V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4421V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4421V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4201V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4201V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4201V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4201V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4201V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4201V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	



## Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4211V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4211V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4211V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4211V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4211V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4211V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4221V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4221V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4221V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4221V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4221V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4221V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4231V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4231V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4231V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4231V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4231V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4231V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4241V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4241V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4241V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4241V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4241V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4241V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C4251V-15AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4251V-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
25	CY7C4251V-25AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4251V-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
35	CY7C4251V-35AC	A32	32-Lead Thin Quad Flatpack	Commercial
	CY7C4251V-35JC	J65	32-Lead Plastic Leaded Chip Carrier	

Document #: 38-00622




## CY7C4421V/4201V/4211V/4221V CY7C4231V/4241V/4251V

#### Package Diagrams



PRELIMINARY

# 32-Lead Plastic Leaded Chip Carrier J65



DIMENSIONS IN INCHES MIN. MAX

© Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.