

# CY7C1019DV33

# 1-Mbit (128K x 8) Static RAM

#### Features

- Pin- and function-compatible with CY7C1019CV33
- High speed
- t<sub>AA</sub> = 10 ns
- Low Active Power
- I<sub>CC</sub> = 60 mA @ 10 ns
- Low CMOS Standby Power

 $- I_{SB2} = 3 \text{ mA}$ 

- 2.0V Data retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Center power/ground pinout
- Easy memory expansion with CE and OE options
- Available in Pb-free 32-pin 400-Mil wide Molded SOJ, 32-pin TSOP II and 48-ball VFBGA packages

#### Functional Description<sup>[1]</sup>


The CY7C1019DV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy <u>memory</u> expansion is provided by an <u>active LOW Chip Enable (CE)</u>, an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. Data on the eight I/O pins  $(I/O_0 \text{ through } I/O_7)$  is then written into the location specified on the address pins  $(A_0 \text{ through } A_{16})$ .

Reading from the device is accomplished by taking Chip Enable ( $\underline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1019DV33 is available in Pb-free 32-pin 400-Mil wide Molded SOJ, 32-pin TSOP II and 48-ball VFBGA packages.



#### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com


 San Jose, CA 95134-1709
 408-943-2600 Revised November 8, 2006




#### **Selection Guide**

	–10 (Industrial)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	60	mA
Maximum Standby Current	3	mA

#### Pin Configurations<sup>[2]</sup>





Note 2. NC pins are not connected on the die.



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)	
Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied55°C to +125°C Supply Voltage on $V_{CC}$ to Relative GND <sup>[3]</sup> 0.3V to + 4.6V DC Voltage Applied to Outputs in High-Z State <sup>[3]</sup> 0.3V to $V_{CC}$ + 0.3V	

DC Input Voltage <sup>[3]</sup>	–0.3V to V <sub>CC</sub> + 0.3V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed	
Industrial	–40°C to +85°C	$3.3V\pm0.3V$	10 ns	

### Electrical Characteristics Over the Operating Range

Devenueter	Description	Test Canditions		–10 (	Industrial)	L Insit
Parameter	Description	Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>			-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND <u>&lt;</u> V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disab	led	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current		100MHz		60	mA
		$I_{OUT} = 0 \text{ mA},$ f = f_{MAX} = 1/t_{RC}	83MHz		55	mA
			66MHz		45	mA
			40MHz		30	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{IH}} \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or } V_{\text{IN}} \leq V_{\text{IL}}, \ f = f_{\text{MAX}} \end{array}$	•		10	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V \text{ or } V_{\text{IN}} \leq 0.3V \end{array}$	, f = 0		3	mA



#### Capacitance<sup>[4]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{ V}$	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

#### Thermal Resistance<sup>[4]</sup>

Parameter	Description	Test Conditions	SOJ	TSOP II	VFBGA	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	56.29	62.22	36	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		38.14	21.43	9	°C/W

#### AC Test Loads and Waveforms<sup>[5]</sup>





Notes

- Tested initially and after any design or process changes that may affect these parameters.
   AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



#### Switching Characteristics Over the Operating Range <sup>[6]</sup>

Demonstration	Description	–10 (In	dustrial)	1114
Parameter	Description	Min.	Max.	– Unit
Read Cycle				•
t <sub>power</sub> [7]	V <sub>CC</sub> (typical) to the first access	100		μS
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[8, 9]</sup>		5	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[8, 9]</sup>		5	ns
t <sub>PU</sub> <sup>[10]</sup>	CE LOW to Power-Up	0		ns
t <sub>PD</sub> <sup>[10]</sup>	CE HIGH to Power-Down		10	ns
Write Cycle <sup>[11</sup>	, 12]	·		
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	CE LOW to Write End	8		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	7		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[8, 9]</sup>		5	ns

Notes


Notes
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
7. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed
8. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
10. This parameter is guaranteed by design and is not tested.
11. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
12. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



#### Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\begin{array}{l} V_{CC} = V_{DR} = 2.0V, \ \overline{CE} \ge V_{CC} - 0.3V, \\ V_{IN} \ge V_{CC} - 0.3V \ \text{or} \ V_{IN} \le 0.3V \end{array}$		3	mA
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub> <sup>[13]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns

#### **Data Retention Waveform**




#### Switching Waveforms

#### Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>



#### Read Cycle No. 2 (OE Controlled)<sup>[15, 16]</sup>



#### Notes

13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 50 \ \mu s$  or stable at  $V_{CC(min.)} \ge 50 \ \mu s$ . 14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .


15. WE is HIGH for Read cycle.

16. Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)<sup>[17, 18]</sup>



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)<sup>[17, 18]</sup>




**Notes** 17. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 18. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 19. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)





### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Ī	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
	10	CY7C1019DV33-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
		CY7C1019DV33-10ZSXI	51-85095	32-pin TSOP Type II (Pb-free)	
		CY7C1019DV33-10BVXI	51-85150	48-ball VFBGA (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.



### **Package Diagrams**

#### Figure 1. 32-pin (400-Mil) Molded SOJ (51-85033)






Figure 2. 32-pin Thin Small Outline Package Type II (51-85095)







# Package Diagrams (continued)

#### Figure 3. 48-ball VFBGA (6 x 8 x 1 mm) (51-85150)







51-85150-\*D

All product and company names mentioned in this document are the trademarks of their respective holders.

#### Document #: 38-05481 Rev. \*D

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233750	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165 Rev *A) Pb-free Offering in Ordering Information
*B	262950	See ECN	RKF	Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307598	See ECN	RKF	Reduced Speed bins to -8 and -10 ns
*D	520652	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 8 ns speed bin Added $I_{CC}$ values for the frequencies 83MHz, 66MHz and 40MHz Added 48-ball VFBGA package Updated Thermal Resistance table Updated Ordering Information table Changed Overshoot spec from $V_{CC}$ +2V to $V_{CC}$ +1V in footnote #3