

256K x 16 Static RAN

Features

- · Low voltage range: — CY62146V: 2.7V-3.6V
- · Ultra-low active, standby power
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power


Functional Description

The CY62146V is a high-performance CMOS static RAM organized as 262,144 words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (CE HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and $\overline{\text{WE}}$ LOW).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A_0 through A_{17}).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.

The CY62146V is available in 48-Ball FBGA and standard 44-Pin TSOP Type II (forward pinout) packaging.




MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation.



Pin Configurations (continued)



BHE



$$\begin{array}{c|c} & & & & \\ \hline & & & \\ \hline & & & \\ \hline & & \\$$

$$\begin{array}{c|c} (I/O_{14}) & (I/O_{13}) & (A_{14}) & (A_{15}) & (I/O_{5}) & (I/O_{6}) & F \\ \hline & (I/O_{15}) & NC & (A_{12}) & (A_{13}) & \overline{WE} & (I/O_{7}) & G \\ \end{array}$$

NC A₈ A_9 A₁₀ A_{11} NC Н

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied55°C to +125°C

Supply Voltage to Ground Potential -0.5V to +4.6V DC Voltage Applied to Outputs in High Z State $^{[1]}$ -0.5V to $\rm V_{CC}$ + 0.5V

DC Input Voltage^[1]......-0.5V to V_{CC} + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Α

Е

Operating Range

Device	Range	Ambient Temperature	V _{CC}
CY62146V	Industrial	-40°C to +85°C	2.7V to 3.6V

Product Portfolio

						Power Dis	sipation (In	dustrial)
	V _{CC} Range				Operating (I _{CC})		Standby (I _{SB2})	
Product	V _{CC(min.)}	V _{CC(typ.)} ^[2]	V _{CC(max.)}	Power	Typ. ^[2]	Maximum	Typ. ^[2]	Maximum
CY62146V	2.7V	3.0V	3.6V	LL	7 mA	15 mA	2 μΑ	20 μΑ

Notes:

- V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Electrical Characteristics Over the Operating Range

					CY62146\	1	
Parameter	Description	Test Condi	Test Conditions		Typ. ^[2]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{CC} = 2.7V$			0.4	V
V _{IH}	Input HIGH Voltage		$V_{CC} = 3.6V$	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	<u>+</u> 1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Ou	ıtput Disabled	-1	+1	+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC},$ CMOS Levels	V _{CC} = 3.6V		7	15	mA
		I _{OUT} = 0 mA, f = 1 M CMOS Levels	Hz,		1	2	mA
I _{SB1}	Automatic CE Power-Down Current— CMOS Inputs	$eq:continuous_continuous$		2	20	^	
I _{SB2}	Automatic CE Power-Down Current— CMOS Inputs			2	20	μΑ	

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

Thermal Resistance


Description	Test Conditions	Symbol	BGA	TSOPII	Unit
Thermal Resistance (Junction to Ambient) ^[3]	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	Θ_{JA}	55	60	°C/W
Thermal Resistance (Junction to Case) ^[3]		$\Theta_{\sf JC}$	16	22	°C/W

Note:

3. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms




Equivalent to: THÉVENIN EQUIVALENT

Parameter	3.0V	Unit
R1	1105	Ω
R2	1550	Ω
R _{TH}	645	Ω
V _{TH}	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	Typ. ^[2]	Max.	Unit
V_{DR}	V _{CC} for Data Retention)			1.0		3.6	V
I _{CCDR}	Data Retention Current	$\begin{array}{l} V_{CC} = 1.0V\\ \hline CE \geq V_{CC} - 0.3V,\\ V_{IN} \geq V_{CC} - 0.3V \text{ or}\\ V_{IN} \leq 0.3V\\ \hline No \text{ input may exceed}\\ V_{CC} + 0.3V \end{array}$	LL		1	10	μА
t _{CDR} ^[3]	Chip Deselect to Data Retention Time			0			ns
t _R ^[4]	Operation Recovery Time			70			ns

Data Retention Waveform



Note:

4. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \ge 10~\mu s$ or stable $V_{CC(min.)} \ge 10~\mu s$.



Switching Characteristics Over the Operating Range^[5]

		70) ns	
Parameter	Description	Min.	Max.	Unit
READ CYCLE			•	1
t _{RC}	Read Cycle Time	70		ns
t _{AA}	Address to Data Valid		70	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE LOW to Data Valid		70	ns
t _{DOE}	OE LOW to Data Valid		25	ns
t _{LZOE}	OE LOW to Low Z ^[6, 7]	5		ns
t _{HZOE}	OE HIGH to High Z ^[7]		20	ns
t _{LZCE}	CE LOW to Low Z ^[6]	10		ns
t _{HZCE}	CE HIGH to High Z ^[6, 7]		20	ns
t _{PU}	CE LOW to Power-Up	0		ns
t _{PD}	CE HIGH to Power-Down		70	ns
t _{DBE}	BHE / BLE LOW to Data Valid		35	ns
t _{LZBE}	BHE / BLE LOW to Low Z	5		ns
t _{HZBE}	BHE / BLE HIGH to High Z		20	ns
WRITE CYCLE ^[8, 9]				•
t _{WC}	Write Cycle Time	70		ns
t _{SCE}	CE LOW to Write End	60		ns
t _{AW}	Address Set-Up to Write End	60		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-Up to Write Start	0		ns
t _{PWE}	WE Pulse Width	40		ns
t _{BW}	BHE / BLE Pulse Width	60		ns
t _{SD}	Data Set-Up to Write End	30		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High Z ^[6, 7]		25	ns
t _{LZWE}	WE HIGH to Low Z ^[6]	10		ns


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.

- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device. t_{HZCE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Switching Waveforms

Read Cycle No. 1^[10, 11]



Read Cycle No. 2 [11, 12]




Notes:

- 10. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[8,\ 13,\ 14]}$



Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) $^{[8,\ 13,\ 14]}$




Notes:

- Data I/O is high-impedance if OE = V_{IH}.
 If OE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[9, 14]}$





Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)^{15]}






Typical DC and AC Characteristics







Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	L	Н	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Х	Х	High Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O ₀ -I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})
L	L	Х	Н	Н	High Z	Output Disabled	Active (I _{CC})



Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62146VLL-70ZI	Z44	44-Pin TSOP II	Industrial
	CY62146VLL-70BAI	BA48B	48-Ball Fine Pitch BGA	


Document #: 38-00647-*E


Package Diagrams

48-Ball (7.00 mm x 8.50 mm x 1.20 mm) Fine Pitch BGA BA48B

TOP VIEW E








51-85106-B





Package Diagrams (continued)


44-Pin TSOP II Z44

DIMENSION IN MM (INCH)
MAX
MIN.











Revision History

Document Title: CY62146V MoBL Document Number: 38-00647

Document Number: 36-00047							
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE			
**	2056	12/01/98	SKX	1. New Data Sheet			
*A	2518	2/24/99	SKX	Changed the voltage range to 1.8V-3.6V Removed the shading on LL version.			
*B	2656	8/27/99	SKX	1. Split part into 62146V & 62146V18; shaded 62146V18 part 2. Speed bin 70 ns only 3. Make final			
*C	2855	1/12/00	CXV	Add thermal resistance table Change graphs on last page to include: I _{SS} , I _{CC} , T _{AA} only			
*D	3162	7/24/00	CXV	Separating MoBL/MoBL 2 Added 85 ns bin Added Std. power bin			
*E	3618	3/26/01	BCX	Package name change from BA49-BA48B Dimension change from 7x 8.5 x 1.1 to 7 x 8.5 x 1.2 Typical DC and AC graphs changed			