

105 dB, 192 kHz, Multi-Bit Audio A/D Converter

Features

- Advanced multi-bit Delta-Sigma architecture
- 24-Bit conversion
- Supports all audio sample rates including 192 kHz
- 105 dB dynamic range at 5V
- -98 dB THD+N
- High pass filter to remove DC offsets
- Analog/digital core supplies from 3.3V to 5V
- Supports logic levels between 1.8V and 5V
- Linear phase digital anti-alias filtering
- Auto-mode selection

General Description

The CS5341 is a complete analog-to-digital converter for digital audio systems. It performs sampling, analog-to-digital conversion and anti-alias filtering, generating 24-bit values for both left and right inputs in serial form at sample rates up to 200 kHz per channel.

The CS5341 uses a 5th-order, multi-bit Delta-Sigma modulator followed by digital filtering and decimation, which removes the need for an external anti-alias filter.

The CS5341 is ideal for audio systems requiring wide dynamic range, negligible distortion and low noise, such as A/V receivers, DVD-R, CD-R, digital mixing consoles, effects processors, and automotive applications.

ORDERING INFORMATION

CS5341-CZ	-10° to 70° C	16-pin TSSOP
CDB5341	Evaluation Board	




TABLE OF CONTENTS

1 PIN DESCRIPTIONS	4
2 TYPICAL CONNECTION DIAGRAM	5
3 APPLICATIONS	6
3.1 Single, Double, and Quad Speed Modes	6
3.2 Operation as Either a Clock Master or Slave	6
3.2.1 Operation as a Clock Master	6
3.2.2 Operation as a Clock Slave	7
3.2.3 Master Clock	8
3.3 Serial Audio Interface	8
3.4 Power-up Sequence	9
3.5 Analog Connections	9
3.6 Grounding and Power Supply Decoupling	10
3.7 Synchronization of Multiple Devices	10
4 CHARACTERISTICS AND SPECIFICATIONS	11
ANALOG CHARACTERISTICS (CS5341-CZ).....	11
DIGITAL FILTER CHARACTERISTICS.....	13
DC ELECTRICAL CHARACTERISTICS.....	16
DIGITAL CHARACTERISTICS.....	16
THERMAL CHARACTERISTICS.....	16
ABSOLUTE MAXIMUM RATINGS	17
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT	18
5 PARAMETER DEFINITIONS	20
6 PACKAGE DIMENSIONS	21

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.

To find one nearest you go to www.cirrus.com

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.


LIST OF FIGURES

Figure 1. Typical Connection Diagram	5
Figure 2. CS5341 Master Mode Clocking	7
Figure 3. Left-Justified Serial Audio Interface	8
Figure 4. I ² S Serial Audio Interface.....	9
Figure 5. CS5341 Recommended Analog Input Buffer.....	9
Figure 6. Single Speed Mode Stopband Rejection	14
Figure 7. Single Speed Mode Stopband Rejection	14
Figure 8. Single Speed Mode Transition Band (Detail).....	14
Figure 9. Single Speed Mode Passband Ripple	14
Figure 10. Double Speed Mode Stopband Rejection.....	14
Figure 11. Double Speed Mode Stopband Rejection.....	14
Figure 12. Double Speed Mode Transition Band (Detail)	15
Figure 13. Double Speed Mode Passband Ripple	15
Figure 14. Quad Speed Mode Stopband Rejection	15
Figure 15. Quad Speed Mode Stopband Rejection	15
Figure 16. Quad Speed Mode Transition Band (Detail)	15
Figure 17. Quad Speed Mode Passband Ripple.....	15
Figure 18. Master Mode, Left Justified SAI	19
Figure 19. Slave Mode, Left Justified SAI	19
Figure 20. Master Mode, I ² S SAI	19
Figure 21. Slave Mode, I ² S SAI	19


LIST OF TABLES

Table 1. CS5341 Mode Control.....	6
Table 2. CS5341 Auto-Detect	7
Table 3. Master Clock (MCLK) Ratios.....	8
Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates	8

1 PIN DESCRIPTION



Pin Name	#	Pin Description
M0 M1	1 16	Mode Selection (Input) - Determines the operational mode of the device.
MCLK	2	Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
VL	3	Logic Power (Input) - Positive power for the digital input/output.
SDOUT	4	Serial Audio Data Output (Output) - Output for two's complement serial audio data.
GND	5,14	Ground (Input) - Ground reference. Must be connected to analog ground.
VD	6	Digital Power (Input) - Positive power supply for the digital section.
SCLK	7	Serial Clock (Input/Output) - Serial clock for the serial audio interface.
LRCK	8	Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio data line.
RST	9	Reset (Input) - The device enters a low power mode when low.
AINL AINR	10 12	Analog Input (Input) - The full scale analog input level is specified in the Analog Characteristics specification table.
VQ	11	Quiescent Voltage (Output) - Filter connection for the internal quiescent reference voltage.
VA	13	Analog Power (Input) - Positive power supply for the analog section.
FILT+	15	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.

2 TYPICAL CONNECTION DIAGRAM

Figure 1. Typical Connection Diagram

3 APPLICATIONS

3.1 Single, Double, and Quad Speed Modes

The CS5361 can support output sample rates from 2kHz to 200kHz when operating as a clock master (see Section 3.2 for more information). By definition, Single Speed mode is defined as output sample rates between 2kHz and 50kHz. Double Speed mode is defined as output sample rates between 50kHz and 100kHz, and Quad Speed mode is defined as output sample rates between 100kHz and 200kHz.

The output sample rate ranges listed above are how the speed modes are defined, and do not imply an absolute sample rate specification. If the absolute frequency of the sample rate is increased above that defined for a given speed mode, the analog performance will degrade. This is due to the fact that the analog input is sampling faster than designed and therefore does not have as much time to settle, which adds distortion.

3.2 Operation as Either a Clock Master or Slave

The CS5341 supports operation as either a clock master or slave. As a clock master, the LRCK and SCLK pins are outputs with the left/right and serial clocks synchronously generated on-chip. As a clock slave, the LRCK and SCLK pins are inputs and require the left/right and serial clocks to be externally generated. The selection of clock master or slave is made via the Mode pins as shown in Table 1.

M1(Pin 16)	M0(Pin 1)	MODE	Output Sample Rate (Fs)
0	0	Clock Master, Single Speed Mode	2kHz - 50kHz
0	1	Clock Master, Double Speed Mode	50kHz - 100kHz
1	0	Clock Master, Quad Speed Mode	100kHz - 200kHz
1	1	Clock Slave, All Speed Modes	Refer to Table 2

Table 1. CS5341 Mode Control

3.2.1 Operation as a Clock Master

As a clock master, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from the master clock with the left/right clock equal to F_s and the serial clock equal to $64 \times F_s$, as shown in Figure 2.




Figure 2. CS5341 Master Mode Clocking

3.2.2 Operation as a Clock Slave

LRCK and SCLK operate as inputs in clock slave mode. It is recommended that the left/right clock be synchronously derived from the master clock and must be equal to F_s . It is also recommended that the serial clock be synchronously derived from the master clock and be equal to $64 \times F_s$ to maximize system performance.

A unique feature of the CS5341 is the automatic selection of either Single, Double or Quad speed mode when operating as a clock slave. The auto-mode select feature negates the need to configure the Mode pins to correspond to the desired mode. The auto-mode selection feature supports all standard audio sample rates from 32 to 200 kHz. However, there are ranges of non-standard audio sample rates that are not supported when operated as a clock slave. Please refer to Table 2.

Output Sample Rate (F_s)	MODE
4kHz - 50kHz	Single Speed Mode
84kHz - 100kHz	Double Speed Mode
170kHz - 200kHz	Quad Speed Mode

Table 2. CS5341 Auto-Detect

3.2.3 Master Clock

The CS5341 requires a Master clock (MCLK) which runs the internal sampling circuits and digital filters. There is also an internal MCLK divider which is automatically activated based on the speed mode and frequency of the MCLK. Table 3 shows a listing of the external MCLK/LRCK ratios that are required. Table 4 lists some common audio output sample rates and the required MCLK frequency. Please note that not all of the listed sample rates are supported in clock slave mode. Refer to Section 3.2.2 for details.

	Single Speed Mode	Double Speed Mode	Quad Speed Mode
MCLK/LRCK Ratio	256x, 512x	128x, 256x	128x

Table 3. Master Clock (MCLK) Ratios

SAMPLE RATE (kHz)	MCLK (MHz)
32	8.192
	16.384
44.1	11.2896
	22.5792
48	12.288
	24.576
64	8.192
	16.384
88.2	11.2896
	22.5792
96	12.288
	24.576
192	12.288
	24.576

Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates

3.3 Serial Audio Interface

The CS5341 supports both I²S and Left Justified serial audio formats. Upon start-up, the CS5341 will detect the logic level on SDO_{UT} (pin 4). A 47k pull-up to VL is needed to select I²S format, and a 47k pull-down to GND is needed to select Left Justified format. Please see Figures 18 through 21 on page 19, for more information on the required timing for the two serial audio interface formats.




Figure 3. Left-Justified Serial Audio Interface




Figure 4. I²S Serial Audio Interface

3.4 Power-up Sequence

Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and configuration pins are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

3.5 Analog Connections

The analog modulator samples the input at 6.144 MHz. The digital filter will reject signals within the stop-band of the filter. However, there is no rejection for input signals which are $(n \times 6.144 \text{ MHz})$ the digital passband frequency, where $n=0,1,2,\dots$. Refer to Figure 5 which shows the suggested filter that will attenuate any noise energy at 6.144 MHz, in addition to providing the optimum source impedance for the modulators. The use of capacitors which have a large voltage coefficient (such as general purpose ceramics) must be avoided since these can degrade signal linearity.




Figure 5. CS5341 Recommended Analog Input Buffer

3.6 Grounding and Power Supply Decoupling

As with any high resolution converter, the CS5341 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Figure 1 shows the recommended power arrangements, with VA and VL connected to clean supplies. VD, which powers the digital filter, may be run from the system logic supply or may be powered from the analog supply via a resistor. In this case, no additional devices should be powered from VD. Decoupling capacitors should be as near to the ADC as possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 μ F, must be positioned to minimize the electrical path from FILT+ and REF_GND. The CDB5341 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the ADC digital outputs only to CMOS inputs.

3.7 Synchronization of Multiple Devices

In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To ensure synchronous sampling, the MCLK and LRCK must be the same for all of the CS5341's in the system. If only one master clock source is needed, one solution is to place one CS5341 in Master mode, and slave all of the other CS5341's to the one master. If multiple master clock sources are needed, a possible solution would be to supply all clocks from the same external source and time the CS5341 reset with the inactive (falling) edge of MCLK. This will ensure that all converters begin sampling on the same clock edge.

4 CHARACTERISTICS AND SPECIFICATIONS

ANALOG CHARACTERISTICS (CS5341-CZ) (Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measurement bandwidth is 10 Hz to 20 kHz. Typical performance characteristics are derived from measurements taken at $T_A = 25^\circ\text{C}$, $V_L = V_D = 3.3\text{V}$, V_A as specified in the table. Min/Max performance characteristics are guaranteed over the specified operating temperature and voltage.)

Parameter	Symbol	Min	Typ	Max	Unit
VA = 3.3V					
Single Speed Mode Fs = 48kHz					
Dynamic Range	A-weighted	96	102	-	dB
	unweighted	93	99	-	dB
Total Harmonic Distortion + Noise (Note 1)	-1 dB	-	-95	-89	dB
	-20 dB	-	-79	-	dB
	-60 dB	-	-39	-	dB
	40kHz bandwidth	-	-87	-	dB
Double Speed Mode Fs = 96kHz					
Dynamic Range	A-weighted	96	102	-	dB
	unweighted	93	99	-	dB
	40kHz bandwidth unweighted	-	96	-	dB
Total Harmonic Distortion + Noise (Note 1)	-1 dB	-	-95	-89	dB
	-20 dB	-	-79	-	dB
	-60 dB	-	-39	-	dB
	40kHz bandwidth	-	-87	-	dB
Quad Speed Mode Fs = 192kHz					
Dynamic Range	A-weighted	96	102	-	dB
	unweighted	93	99	-	dB
	40kHz bandwidth unweighted	-	96	-	dB
Total Harmonic Distortion + Noise (Note 1)	-1 dB	-	-95	-89	dB
	-20 dB	-	-79	-	dB
	-60 dB	-	-39	-	dB
	40kHz bandwidth	-	-87	-	dB
VA = 5.0V					
Single Speed Mode Fs = 48kHz					
Dynamic Range	A-weighted	99	105	-	dB
	unweighted	96	102	-	dB
Total Harmonic Distortion + Noise (Note 1)	-1 dB	-	-98	-92	dB
	-20 dB	-	-82	-	dB
	-60 dB	-	-42	-	dB
	40kHz bandwidth	-	-87	-	dB
Double Speed Mode Fs = 96kHz					
Dynamic Range	A-weighted	99	105	-	dB
	unweighted	96	102	-	dB
	40kHz bandwidth unweighted	-	99	-	dB







Total Harmonic Distortion + Noise	(Note 1)	THD+N	-	-98	-92	dB
	-1 dB		-	-82	-	dB
	-20 dB		-	-42	-	dB
40kHz bandwidth	-1dB		-	-95	-	dB
Quad Speed Mode						
Fs = 192kHz						
Dynamic Range	A-weighted		99	105	-	dB
	unweighted		96	102	-	dB
40kHz bandwidth	unweighted		-	99	-	dB
Total Harmonic Distortion + Noise	(Note 1)	THD+N	-	-98	-92	dB
	-1 dB		-	-82	-	dB
	-20 dB		-	-42	-	dB
40kHz bandwidth	-1dB		-	-95	-	dB
Dynamic Performance for All Modes						
Interchannel Isolation			-	70	-	dB
Interchannel Phase Deviation			-	0.0001	-	Degree
DC Accuracy						
Interchannel Gain Mismatch			-	0.1	-	dB
Gain Error				-	±5	%
Gain Drift			-	±100	-	ppm/°C
Analog Input Characteristics						
Full-scale Input Voltage			0.53*VA	0.56*VA	0.59*VA	Vpp
Input Impedance			18	-	-	kΩ







Note: 1. Referred to the typical full-scale input voltage

DIGITAL FILTER CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Single Speed Mode (2kHz to 50kHz sample rates)					
Passband (-0.1 dB)		0	-	23.5	kHz
Passband Ripple		-	-	0.035	dB
Stopband		27.3	-	-	kHz
Stopband Attenuation		70	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	12/Fs	-	s
Group Delay Variation vs. Frequency	Δt_{gd}	-	-	0.0	μ s
Double Speed Mode (50kHz to 100kHz sample rates)					
Passband (-0.1 dB)		0	-	47	kHz
Passband Ripple		-	-	± 0.025	dB
Stopband		53.8	-	-	kHz
Stopband Attenuation		69	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	9/Fs	-	s
Group Delay Variation vs. Frequency	Δt_{gd}	-	-	0.0	μ s
Quad Speed Mode (100kHz to 200kHz sample rates)					
Passband (-0.1 dB)		0	-	50	kHz
Passband Ripple		-	-	± 0.025	dB
Stopband		96	-	-	kHz
Stopband Attenuation		60	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	5/Fs	-	s
Group Delay Variation vs. Frequency	Δt_{gd}	-	-	0.0	μ s
High Pass Filter Characteristics					
Frequency Response -3.0 dB		-	1	-	Hz
-0.13 dB (Note 2)		-	20	-	Hz
Phase Deviation @ 20Hz (Note 2)		-	10	-	Deg
Passband Ripple		-	-	0	dB

Note: 2. Response shown is for Fs equal to 48 kHz. Filter characteristics scale with Fs.


Figure 6. Single Speed Mode Stopband Rejection

Figure 7. Single Speed Mode Stopband Rejection

Figure 8. Single Speed Mode Transition Band (Detail)

Figure 9. Single Speed Mode Passband Ripple

Figure 10. Double Speed Mode Stopband Rejection

Figure 11. Double Speed Mode Stopband Rejection


Figure 12. Double Speed Mode Transition Band (Detail)

Figure 13. Double Speed Mode Passband Ripple

Figure 14. Quad Speed Mode Stopband Rejection

Figure 15. Quad Speed Mode Stopband Rejection

Figure 16. Quad Speed Mode Transition Band (Detail)

Figure 17. Quad Speed Mode Passband Ripple

DC ELECTRICAL CHARACTERISTICS (GND = 0V, all voltages with respect to ground.

MCLK=12.288 MHz; Master Mode)

Parameter	Symbol	Min	Typ	Max	Unit	
DC Power Supplies:	Positive Analog	VA	3.1	-	5.25	V
	Positive Digital	VD	3.1	-	5.25	V
	Positive Logic	VL	1.7	-	5.25	V
Power Supply Current (Normal Operation)	VA = 5V	I _A	-	21	23.1	mA
	VA = 3.3V	I _A	-	18.2	20	mA
	VL,VD = 5V	I _D	-	15	16.5	mA
	VL,VD = 3.3V	I _D	-	9	10	mA
Power Supply Current (Power-Down Mode) (Note 3)	VA = 5V	I _A	-	1.5	-	mA
	VL,VD=5V	I _D	-	0.4	-	mA
Power Consumption (Normal Operation)	VL, VD, VA = 5V	-	-	180	198	mW
	VL, VD, VA = 3.3V	-	-	90	100	mW
	(Power-Down Mode)	-	-	9.5	-	mW
Power Supply Rejection Ratio (1 kHz) (Note 4)	PSRR	-	-	65	-	dB
V _Q Nominal Voltage		-	VA÷2	-	-	V
Output Impedance		-	100	-	-	Ω
Filt+ Nominal Voltage		-	VA	-	-	V
Output Impedance		-	18	-	-	kΩ
Maximum allowable DC current source/sink		-	0.01	-	-	mA

Notes: 3. Power Down Mode is defined as $\overline{\text{RST}} = \text{Low}$ with all clocks and data lines held static.

4. Valid with the recommended capacitor values on Filt+ and V_Q as shown in the Typical Connection Diagram.

DIGITAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units
High-Level Input Voltage (% of VL)	V _{IH}	70%	-	-	V
Low-Level Input Voltage (% of VL)	V _{IL}	-	-	30%	V
High-Level Output Voltage at I _o = 100 uA (% of VL)	V _{OH}	70%	-	-	V
Low-Level Output Voltage at I _o =100 uA (% of VL)	V _{OL}	-	-	15%	V
Input Leakage Current	I _{in}	-	-	±10	μA

THERMAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Allowable Junction Temperature		-	-	135	°C
Junction to Ambient Thermal Impedance	θ _{JA}	-	75	-	°C/W
Ambient Operating Temperature (Power Applied)	T _A	-10	-	+70	°C





ABSOLUTE MAXIMUM RATINGS (GND = 0V, All voltages with respect to ground.) (Note 7)

Parameter		Symbol	Min	Typ	Max	Units
DC Power Supplies:	Analog	VA	-0.3	-	+6.0	V
	Logic	VL	-0.3	-	+6.0	V
	Digital	VD	-0.3	-	+6.0	V
Input Current	(Note 5)	I_{in}	-	-	± 10	mA
Analog Input Voltage	(Note 6)	V_{IN}	GND-0.7	-	VA+0.7	V
Digital Input Voltage	(Note 6)	V_{IND}	-0.7	-	VL+0.7	V
Ambient Operating Temperature (Power Applied)		T_A	-50	-	+95	°C
Storage Temperature		T_{stg}	-65	-	+150	°C

- Notes:
5. Any pin except supplies. Transient currents of up to ± 100 mA on the analog input pins will not cause SRC latch-up.
 6. The maximum over/under voltage is limited by the input current.
 7. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT (Logic "0" = GND = 0 V;
Logic "1" = VL = 1.7V to 5.25V, VA = 3.1V to 5.25V, VD = 3.1V to 5.25V, CL = 20 pF)

Parameter	Symbol	Min	Typ	Max	Unit	
Output Sample Rate (Master Mode)	Single Speed Mode	Fs	2	-	50	kHz
	Double Speed Mode	Fs	50	-	100	kHz
	Quad Speed Mode	Fs	100	-	200	kHz
MCLK Specifications						
MCLK Period	t _{clkw}	39	-	1953	ns	
MCLK Pulse Width High	t _{clkh}	15	-	-	ns	
MCLK Pulse Width Low	t _{clkl}	15	-	-	ns	
Master Mode						
SCLK falling to LRCK	t _{mslr}	-20	-	20	ns	
SCLK falling to SDOUT valid	t _{sdo}	0	-	20	ns	
SCLK Duty Cycle		-	50	-	%	
SCLK Output Frequency		-	50	-	%	
Slave Mode						
Single Speed						
Output Sample Rate	Fs	4	-	50	kHz	
LRCK Duty Cycle		40	50	60	%	
SCLK Period	t _{sclkw}	156	-	-	ns	
SCLK High/Low	t _{sclkh}	32	-	-	ns	
SCLK falling to SDOUT valid	t _{dss}	-	-	20	ns	
SCLK falling to LRCK edge	t _{slrd}	-20	-	20	ns	
Double Speed						
Output Sample Rate	Fs	84	-	100	kHz	
LRCK Duty Cycle		40	50	60	%	
SCLK Period	t _{sclkw}	156	-	-	ns	
SCLK High/Low	t _{sclkh}	32	-	-	ns	
SCLK falling to SDOUT valid	t _{dss}	-	-	20	ns	
SCLK falling to LRCK edge	t _{slrd}	-20	-	20	ns	
Quad Speed						
Output Sample Rate	Fs	170	-	200	kHz	
LRCK Duty Cycle		40	50	60	%	
SCLK Period	t _{sclkw}	78	-	-	ns	
SCLK High/Low	t _{sclkh}	32	-	-	ns	
SCLK falling to SDOUT valid	t _{dss}	-	-	20	ns	
SCLK falling to LRCK edge	t _{slrd}	-10	-	10	ns	


Figure 18. Master Mode, Left Justified SAI

Figure 19. Slave Mode, Left Justified SAI

Figure 20. Master Mode, I²S SAI

Figure 21. Slave Mode, I²S SAI

5 PARAMETER DEFINITIONS

Dynamic Range

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

Total Harmonic Distortion + Noise

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

Frequency Response

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Error


The deviation from the nominal full-scale analog input for a full-scale digital output.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

Offset Error

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV.

6 PACKAGE DIMENSIONS
16L TSSOP (4.4 mm BODY) PACKAGE DRAWING


DIM	INCHES			MILLIMETERS			NOTE
	MIN	NOM	MAX	MIN	NOM	MAX	
A	--	--	0.043	--	--	1.10	
A1	0.002	0.004	0.006	0.05	--	0.15	
A2	0.03346	0.0354	0.037	0.85	0.90	0.95	
b	0.00748	0.0096	0.012	0.19	0.245	0.30	2,3
D	0.193	0.1969	0.201	4.90	5.00	5.10	1
E	0.248	0.2519	0.256	6.30	6.40	6.50	
E1	0.169	0.1732	0.177	4.30	4.40	4.50	1
e	--	0.026 BSC	--	--	0.065 BSC	--	
L	0.020	0.024	0.028	0.50	0.60	0.70	
∞	0°	4°	8°	0°	4°	8°	

JEDEC #: MO-153

Controlling Dimension is Millimeters

- Notes:
1. "D" and "E1" are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.



CIRRUS LOGIC[®]