## FAIRCHILD <br> CD4541BC <br> Programmable Timer

## General Description

The CD4541BC Programmable Timer is designed with a 16 -stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, output control logic, and a special power-on reset circuit. The special features of the power-on reset circuit are first, no additional static power consumption and second, the part functions across the full voltage range ( $3 \mathrm{~V}-15 \mathrm{~V}$ ) whether power-on reset is enabled or disabled.
Timing and the counter are initialized by turning on power, if the power-on reset is enabled. When the power is already on, an external reset pulse will also initialize the timing and counter. After either reset is accomplished, the oscillator frequency is determined by the external RC network. The 16 -stage counter divides the oscillator frequency by any of 4 digitally controlled division ratios

## Features

- Available division ratios $2^{8}, 2^{10}, 2^{13}$, or $2^{16}$
- Increments on positive edge clock transitions

■ Built-in low power RC oscillator ( $\pm 2 \%$ accuracy over temperature range and $\pm 10 \%$ supply and $\pm 3 \%$ over processing @ < 10 kHz )

■ Oscillator frequency range $\approx$ DC to 100 kHz

- Oscillator may be bypassed if external clock is available (apply external clock to pin 3)
■ Automatic reset initializes all counters when power turns on
- External master reset totally independent of automatic reset operation

■ Operates at $2^{n}$ frequency divider or single transition timer

- $Q / \bar{Q}$ select provides output logic level flexibility
- Reset (auto or master) disables oscillator during resetting to provide no active power dissipation
■ Clock conditioning circuit permits operation with very slow clock rise and fall times
- Wide supply voltage range- 3.0 V to 15 V
- High noise immunity- $0.45 \mathrm{~V}_{\mathrm{DD}}$ (typ.)

■ 5V-10V-15V parameter ratings
Symmetrical output characteristics

- Maximum input leakage $1 \mu \mathrm{~A}$ at 15 V over full temperature range
■ High output drive (pin 8) min. one TTL load


## Ordering Code:

| Order Number | Package Number | Package Description |
| :--- | :---: | :--- |
| CD4541BCN | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |
| CD4541BCM | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |

Devices also available in Tape and Reel. Specify by appending the suffix letter " $X$ " to the ordering code.

## Connection Diagram

Pin Assignments for DIP and SOIC

N.C.-Not connected

Top View

| Pin | State |  |
| :---: | :---: | :---: |
|  | 0 | 1 |
| 5 | Auto Reset Operating | Auto Reset Disabled |
| 6 | Timer Operational | Master Reset On |
| 9 | Output Initially Low after Reset | Output Initially High after Reset |
| 10 | Single Cycle Mode | Recycle Mode |

## Division Ratio Table

| $\mathbf{A}$ | $\mathbf{B}$ | Number of <br> Counter Stages <br> $\mathbf{n}$ | Count <br> $\mathbf{2}^{\mathbf{n}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 13 | 8192 |
| 0 | 1 | 10 | 1024 |
| 1 | 0 | 8 | 256 |
| 1 | 1 | 16 | 65536 |

## Operating Characteristics

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a " 1 ". Both types of reset will result in synchronously resetting all counter stages independent of counter state.
The RC oscillator frequency is determined by the external RC network, i.e.:

$$
f=\frac{1}{2.3 R_{t c} C_{t c}} \text { if }(1 \mathrm{kHz} \leq f \leq 100 \mathrm{kHz})
$$

and $R_{S} \approx 2 R_{t c}$ where $R_{S} \geq 10 \mathrm{k} \Omega$
The time select inputs ( A and B ) provide a two-bit address to output any one of four counter stages $\left(2^{8}, 2^{10}, 2^{13}\right.$, and $\left.2^{16}\right)$. The $2^{n}$ counts as shown in the Division Ratio Table represent the Q output of the Nth stage of the counter. When $A$ is " 1 ", $2^{16}$ is selected for both states of $B$.


Solid Line $=R_{T C}=56 \mathrm{k} \Omega, R_{\mathrm{S}}=1 \mathrm{k} \Omega$ and $\mathrm{C}=1000 \mathrm{pF}$

$$
f=10.2 \mathrm{kHz} @ \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \text { and } \mathrm{T}_{\mathrm{A}}=25^{\circ}
$$

Dashed Line $=\mathrm{R}_{\mathrm{TC}}=56 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=120 \mathrm{k} \Omega$ and $\mathrm{C}=1000 \mathrm{pF}$

$$
\mathrm{f}=7.75 \mathrm{kHz} @ \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \text { and } \mathrm{T}_{\mathrm{A}}=25^{\circ}
$$

However, when B is " 0 ", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting $2^{8}$ ).
The $Q / \bar{Q}$ select output control pin provides for a choice of output level. When the counter is in a reset condition and $Q / \bar{Q}$ select pin is set to a " 0 " the $Q$ output is a " 0 ". Correspondingly, when Q/Q select pin is set to a " 1 " the Q output is a " 1 ".
When the mode control pin is set to a " 1 ", the selected count is continually transmitted to the output. But, with mode pin " 0 " and after a reset condition the RS flip-flop resets (see Logic Diagram), counting commences and after $2^{\text {n-1 }}$ counts the RS flip-flop sets which causes the output to change state. Hence, after another $2^{n-1}$ counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.


Line $A$ : $f$ as a function of $C$ and $\left(R_{T C}=56 \mathrm{k} \Omega ; R_{S}=120 \mathrm{k}\right.$
Line $B$ : $f$ as a function of $R_{T C}$ and $\left(C=100 \mathrm{pF} ; \mathrm{R}_{\mathrm{S}}=2 \mathrm{R}_{\mathrm{TC}}\right.$


Absolute Maximum Ratings(Note 1)
(Note 2)

| Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) | -0.5 V to +18 V |
| :---: | :---: |
| Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Storage Temperature Range ( $\mathrm{T}_{\mathrm{S}}$ ) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) |  |
| Dual-In-Line | 700 mW |
| Small Outline | 500 mW |
| Lead Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) (soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |

## Recommended Operating

 Conditions (Note 2)| Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | 3 V to 15 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 0 to $\mathrm{V}_{\mathrm{DD}}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Tempera ture Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise specified.

## DC Electrical Characteristics (Note 2)

| Symbol | Parameter | Conditions | $-40^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | ${ }^{+85}{ }^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ | Max | Min | Max |  |
| $\overline{\mathrm{ID}}$ | Quiescent Device Current | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{I N}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{I \mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 40 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 20 \\ & 40 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \quad \mid \mathrm{O} \mathrm{l}<1 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | HIGH Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \quad \mid \mathrm{IO}<1 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ 15 \end{gathered}$ |  | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\overline{\mathrm{V} \text { IL }}$ | LOW Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V} \text { or } 9.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.5 \mathrm{~V} \text { or } 13.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ |  | $2$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | HIGH Level Input Voltage | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V} \text { or } 9.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.5 \mathrm{~V} \text { or } 13.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} \hline 3.5 \\ 7.0 \\ 11.0 \\ \hline \end{array}$ |  | $\begin{gathered} \hline 3.5 \\ 7.0 \\ 11.0 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 3 \\ & 6 \\ & 9 \end{aligned}$ |  | $\begin{array}{\|c\|} \hline 3.5 \\ 7.0 \\ 11.0 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW Level Output Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 2.32 \\ & 3.18 \\ & 12.4 \end{aligned}$ |  | $\begin{aligned} & \hline 1.96 \\ & 2.66 \\ & 10.4 \end{aligned}$ | $\begin{gathered} \hline 3.6 \\ 9.0 \\ 34.0 \end{gathered}$ |  | $\begin{gathered} \hline 1.6 \\ 2.18 \\ 8.50 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\overline{\mathrm{IOH}}$ | HIGH Level Output Current (Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=13.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 5.1 \\ 2.69 \\ 10.5 \end{gathered}$ |  | $\begin{gathered} \hline 4.27 \\ 2.25 \\ 8.8 \end{gathered}$ | $\begin{gathered} 130 \\ 8.0 \\ 30.0 \end{gathered}$ |  | $\begin{gathered} \hline 3.5 \\ 1.85 \\ 7.22 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \hline-0.3 \\ 0.3 \end{gathered}$ |  | $\begin{gathered} -10^{-5} \\ 10^{-5} \end{gathered}$ | $\begin{gathered} \hline-0.3 \\ 0.3 \end{gathered}$ |  | $\begin{gathered} -1.0 \\ 1.0 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

Note 3: $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{OL}}$ are tested one output at a time.

| AC Electrical Characteristics（Note 4） <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$（refer to test circuits） |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| ${ }_{\text {t }}$ LH | Output Rise Time | $\begin{array}{\|l} \hline V_{D D}=5 \mathrm{~V} \\ V_{D D}=10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \\ \hline \end{array}$ |  | $\begin{aligned} & 50 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline 200 \\ & 100 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }_{\text {t }}$ | Output Fall Time | $\begin{array}{\|l} \hline V_{D D}=5 \mathrm{~V} \\ V_{D D}=10 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \\ \hline \end{array}$ |  | $\begin{aligned} & 50 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline 200 \\ & 100 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }_{\text {tPLH，}} \mathrm{t}_{\text {PHL }}$ | Turn－Off，Turn－On Propagation Delay， Clock to Q（ $2^{8}$ Output） | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 0.6 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 1.5 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PHL，}}$ t PLH | Turn－On，Turn－Off Propagation Delay， Clock to Q（2 ${ }^{16}$ Output） | $\begin{aligned} & \hline V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.2 \\ & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 8.0 \\ & 3.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| ${ }^{\text {twH（CL）}}$ | Clock Pulse Width | $\begin{aligned} & \hline V_{D D}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 400 \\ & 200 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 200 \\ 100 \\ 70 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }_{\mathrm{f} C L}$ | Clock Pulse Frequency | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline 2.5 \\ & 6.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 3.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }^{\text {W }}{ }^{\text {H／R }}$ ） | MR Pulse Width | $\begin{aligned} & \hline V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 400 \\ & 200 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 170 \\ 75 \\ 50 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{C}_{1}$ | Average Input Capacitance | Any Input |  | 5.0 | 7.5 | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance（Note 5） |  |  | 100 |  | pF |
| Note 4：AC <br> Note 5：CPD <br> AN－90． | neters are guaranteed by DC correlated testing mines the no load AC power consumption of | CMOS device．For comple |  | Charac | ics app | note： |



Physical Dimensions inches（millimeters）unless otherwise noted


## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
[^0]
[^0]:    Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

