PCM codec IC for digital cellular telephones BU8733KV

The BU8733KV is a PCM codec IC developed for use with digital cellular telephones. The BU8733KV contains analog input / output features such as a 14-bit linear precision, μ / A-LAW codec, mic and speaker amplifiers, and a switching transistor for the ringer drive. Also, there is a built-in DSP interface circuit for support of multiple DSP formats making this IC perfect for use with PDC cellular telephones.

Applications

Digital cellular telephones

Features

- 1) +3V single power supply ($V_{DD} = 2.7V$ to 3.3V).
- 2) Built-in 14-bit precision linear, μ / A-LAW codec.
- Transmission filter for the codec unit conforms to ITU-T recommendations.
- 4) Built-in PLL circuit for system clock generation.
- 5) Tone signal generator contains DTMF signal, scale tone, and variable tone functions.
- 6) Analog input / output functions:
 - · Built-in mic amplifier.
 - Built-in receiver speaker amplifier (32 Ω BTL type).

- Built-in attenuator for wide gain adjustment range.
- Data signal I / O circuit allows for connection to external devices.
- For the external output and receiver output, softmute function reduces pop noise when the power is turned on and off.
- 7) Internal switching transistor for ringer drive.
- Internal DSP interface circuit supports multiple DSP formats.

■Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Digital power supply voltage	DVpp	−0.3∼+4.5	٧
Analas naugus augustu valtana	RXV _{DD}	-0.3~+4.5	٧
Analog power supply voltage	TXV _{DD}	-0.3~+4.5	٧
Digital input voltage	VDIN	DVss-0.3~DVpp+0.3	٧
Andreitenstration	1/	RXVss-0.3~RXVpp+0.3	V
Analog input voltage	Vain	TXVss-0.3~TXVpp+0.3	٧
Input current	lin	-10~+10	mA
Power dissipation	Pd	400*1	mW
Operating temperature	Tstg	−50~+125	°C
Storage temperature	Topr	−30~+85	ာ


^{*1} Reduced by 4.0 mW for each increase in Ta of 1°C over 25°C.

● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Digital power supply voltage	DV _{DD}	2.7	_	3.3	V
Analog power supply voltage	RXV _{DD}	2.7	_	3.3	V
	TXV _{DD}	2.7	_	3.3	V
PLL sync signal frequency	FSY	_	8	_	kHz

ONot designed for radiation resistance.

Block diagram



Pin descriptions

Pin No.	1/0	Pin name	Function	Minimum load resistance (Ω)	Maximum load capacitance (F)
1	0	RG1	Ringer 40mA output	75	_
2	0	REXTOUT	Reception data output	_	_
3	_	REXTIN	Reception data input	_	_
4	0	EXTOUT	Reception external output	50k	20p
5	ı	TNIN	TONE output gain control amplifier inverse input	_	_
6	0	TNO	TONE output gain control amplifier output	50k	20p
7	0	RECO	Reception signal output	50k	20p
8	0	EXSPOUT	Output for external receiver	50k	20p
9	ı	RECPRI	Receiver gain control amplifier inverse input	_	_
10	0	RECPRO	Receiver gain control amplifier output	50k	20p
11	0	SPCOP	Receiver amplifier inverse output	32 (BTL)	_
12	0	SPCON	Receiver amplifier non-inverse output	32 (BTL)	_
13	_	RXVss	Analog ground for reception	_	_
14		SPLPF	Receiver amplifier filter input	_	_
15	_	RXV _{DD}	Analog power supply for reception	_	_
16	0	MUTE_τ	For connecting capacitor for soft mute	_	_
17	0	RXCOM	Analog reference voltage output for reception	_	_
18	0	REFCOM	Reference voltage output for internal reference	_	_
19	1	COMIN	Analog reference voltage input	_	_
20	0	TXCOM	Analog reference voltage output for transmission	_	_
21	_	TXVss	Analog ground for transmission	_	_
22	ı	MICIP	Mic amplifier non-inverse input	_	_
23	ı	MICIN	Mic amplifier inverse input	_	_
24	0	MICO	Mic amplifier output	50k	20p
25	_	TXV _{DD}	Analog power supply for transmission	_	_
26	1	EXTIN	Transmission external input	_	_
27	ı	TEXTIN	Transmission data input	_	_
28	0	TEXTOUT	Transmission data output	_	_
29	0	PLLLPF	Filter output for PLL	_	_
30	_	TESTB	Test input (→DVpp)	_	_
31	1	FSYNC	PLL reference 8kHz clock input	_	_
32	I	CPUSTB	CPU I/F strobe input	_	_
33	ı	CPUCLK	CPU I/F shift clock input	_	_
34	1	CPUDATA	CPU I/F address data input	_	_
35	ı	RSTB	System reset input (L: reset)	_	_
36	_	DVss	Digital ground	_	_
37	_	DV _{DD}	Digital power supply	_	_
38	ı	SDPREQB	DSP serial data request input	_	_
39	- 1	DSPIN	DSP serial data input (50kΩ pull-down)	_	_



Pin No.	1/0	Pin name	Function	Minimum load resistance (Ω)	Maximum load capacitance (F)
40	0	DSPOUT	DSP serial data output	_	_
41	0	DSPEB	DSP serial data enable output	_	_
42	0	DSPCLK	DSP serial data clock output	_	_
43	_	PWVss	Ringer ground	_	_
44	0	RG6	Ringer 200mA output	15	_
45	0	RG5	Ringer 120mA output	25	_
46	0	RG4	Ringer 100mA output	30	_
47	0	RG3	Ringer 80mA output	38	_
48	0	RG2	Ringer 60mA output	50	_

●Electrical characteristics(unless otherwise noted, Ta = 25°C, DV_{DD} = RXV_{DD} = TXV_{DD} = 3.0V, FSYNC = 8kHz, gain of each attenuator = 0dB)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions		
〈DC characteristics〉								
	IDD0	_	_	20	μΑ	Complete power down	FSYNC=fixed	
	I _{DD1}	_	2.7	3.9	mA	Only reference on	FSYNC=8kHz	
	IDD2	_	3.2	4.5	mA	Reference and tone on	FSYNC=8kHz	
Current consumption*1	IDD3	_	4.1	5.8	mA	Reference and audio on	FSYNC=8kHz	
	I _{DD4}	_	4.4	6.2	mA	Reference, tone, and audio on	FSYNC=8kHz	
	I _{DD5}	_	5.4	7.6	mA	All power on	FSYNC=8kHz	
Digital input high level voltage	Vih	0.8 DV _{DD}	_	_	V			
Digital input low level voltage	VIL	_	_	0.2 DV _{DD}	V	_	_	
Digital input high level current 1	Iнн	_	_	10	μΑ	V _{IH} =DV _{DD}	*2	
Digital input high level current 2	I _{IH2}	30	60	120	μΑ	V _{IH} =DV _{DD}	DSPIN pin	
Digital input low level current	lıL	-10	_	_	μΑ	V _{IL} =0V	_	
Digital output high level voltage	Vон	DV _{DD} -0.5	_	_	V	I _{OH} =-1mA	_	
Digital output low level voltage	Vol	_	_	0.5	٧	I _{OL} =1mA	_	
⟨Ringer drive⟩								
Level output voltage 1	V _{OL1}	_	_	0.5	V	Io=40mA, RG1		
Level output voltage 2	V _{OL2}	_	_	0.5	V	Io=60mA, RG2		
Level output voltage 3	Vol3	_	_	0.5	٧	Io=80mA, RG3		
Level output voltage 4	Vol4	_	_	0.6	٧	Io=100mA, RG4		
Level output voltage 5	V _{OL5}	_	_	0.6	٧	Io=120mA, RG5		
Level output voltage 6	Vol6	_	_	0.8	٧	lo=200mA, RG6		
OFF leak current	Іон	_	_	3	μΑ	Vo=DVDD, RG1~RG6=	OFF	

^{*1} The power supply voltage (DVpp, RXVpp, and TXVpp) is 3V. There is no load on the digital and analog output pins. Digital input pins other than the FSYNC pin are connected to DVpp or DVss.

Analog input pins are connected to TXCOM or RXCOM with the proper resistance.

^{*2} Digital input pins other than DSPIN.

Parameter	Symbol	Min.	Тур.	Max.	Unit		Conditions					
⟨Transmission charact	eristics>											
Signal to total power		24	_	_			-45dBm0	C-Wgt				
distortion ratio (A→D)	Spt	29	_	_	dB	1020Hz reference	-40dBm0					
EXTIN→DSPOUT		35	_	_			0, -30dBm0					
Signal to total power		24	_	_			-45dBm0					
distortion ratio (D→A)	SDR	29	_	_	dB	1020Hz reference	-40dBm0	C-Wgt				
DSPIN→RECO		35	_	_			0, -30dBm0					
Transmission level		-0.9	_	0.9			—55dBm0	Reference level				
characteristics (A→D)	Gтx	-0.6	_	0.6	dB	1020Hz reference	-50dBm0	=-10dBm0				
EXTIN→DSPOUT		-0.3	_	0.3			0, —40dBm0	C-Wgt				
Transmission level		-0.9	_	0.9		400011	—55dBm0	Reference level =-10dBm0				
characteristics (D→A)	GTR	-0.6	_	0.6	dB	dB 1020Hz reference	—50dBm0					
DSPIN→RECO		-0.3	_	0.3			0, -40dBm0	C-Wgt				
Transmission output level	Vотх	_	0.501	_	Vrms	1020Hz, 0dBm0 input reference	MICO→ DSPOUT	MICO level is set to 0dB				
mansmission output level		_	0.158	_	Vrms		EXTIN →DSPOUT	_				
5	Vorx	_	0.501	_	Vrms	1020Hz, 3dBm0 input reference	DSPIN→ EXTOUT	_				
Reception output level		_	0.501	_	Vms		DSPIN →SPCOP SPCON	When RECO→ RECPRO—6dB				
						24	_	_			0.06kHz	
		0	_	2.5			0.2kHz					
Transmission loss frequency characteristics	0	-0.3	_	0.3	طاله	1020Hz,	0.3~3.0kHz					
(A→D)	GRX	-0.3	_	0.9	dB	0dBm0 input reference	3.4kHz	-				
EXTIN→DSPOUT		0	_	_			3.6kHz					
		6.5	_	_			3.78kHz					
Transmission loss		-0.3	_	0.3			0.0~3.0kHz					
frequency characteristics	_ -	-0.3	_	0.9	- 45	1020Hz,	3.4kHz	_				
(D→A) DSPIN→RECO	GRR	0	_	_	dB	0dBm0 input reference	3.6kHz					
		6.5	_	_			3.78kHz					




Parameter		Symbol	Min.	Тур.	Max.	Unit		Conditions		
⟨Tone gener	ator〉									
	High	V _{TNH}	-11.1	-9.6	-8.1	dBm		→RECO		
Tone output	nigii	VINH	-11.1	-9.6	-8.1	dBm	Set at 2kHz	→DSPOUT	30kHz LPF 0dBm=0.775Vrms	
level	Low	VTNL	-13.3	-11.8	-10.3	dBm		→RECO	0.7701	
Tone distortion		SDTN	_	_	-29	dB	HTONE set at 2kHz	→RECO	30kHz LPF	
⟨Attenuator⟩	⟨Attenuator⟩									
	ATT1	ΔATT1	-1	_	+1	dB	1kHz input - Set at 2kHz	→DSPOUT	-21~+10dB	
	ATT2	ΔATT2	-1	_	+1	dB		→RECO	-31~0dB	
	ATT3	ΔATT3	-1	_	+1	dB		→EXTOUT	-31~0dB	
Gain error	ATT4	ΔATT4	-1	_	+1	dB		→RECO	-31~0dB	
	ATT5	ΔATT5	-1	_	+1	dB		→DSPOUT	-31~0dB	
	ATT6	ΔΑΤΤ6	-1	_	+1	dB	did in incom	→RECO	-41~-10dB	
	ATT7	ΔATT7	-1	_	+1	dB	1kHz input	→SPCON	−5~+10dB	
⟨PLL block⟩				•				<u> </u>	ı.	
PLL lead-in time		T _{PL}	_	5	100	ms	Gu		Guaranteed design value	
⟨Speaker⟩										
Gain resistance		Rss	140	200	260	kΩ		_	_	
Output power	er	Psp	6.4	40	_	mW	Load 32 Ω		_	



●Digital AC characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit
〈Serial data interface / timing〉					
DSPCLK frequency	fsck	_	256	_	kHz
DSPREQB input setup time	tsur	3.0	_	_	μs
DSPREQB input hold time	thtr	3.0	_	_	μS
DSPIN input setup time	tsus	100	_	_	ns
DSPIN input hold time	thts	100	_	_	ns
DSPEB low pulse width	twen	5.0	_	_	μs
DSPREQB scan internal clock frequency	trex	_	8	_	kHz
⟨Register write timing⟩					
CPUCLK frequency	fclk	_	_	3	MHz
CPUDATA input setup time	tsuda	100	_	_	ns
CPUDATA input hold time	thtda	100	_	_	ns
Input setup time (CPUCLK high vs. CPUSTR high)	tsud	333	_	_	ns
Input hold time (CPUCLK high vs. CPUSTR low)	thtd	1000	_	_	ns
CPUSTR strobe pulse width	fpwd	667	_	_	ns

Measurement circuit



Application example




Fig.2

●External dimensions (Units: mm)

