

DATASHEET

AX5042

Revision 3



Table of Contents

1.	Overview	5
1.1.	Features	5
1.2.	Applications	5
2.	Block Diagrams	6
3.	Pin Function Descriptions	7
3.1.	Pinout Drawing	8
4.	Specifications	9
4.1.	Absolute Maximum Ratings	9
4.2.	DC Characteristics	10
	Supplies	10
	Logic	11
4.3.	AC Characteristics	12
	Crystal Oscillator	12
	RF Frequency Generation Subsystem (Synthesizer)	13
	Transmitter	14
	Receiver	15
	SPI Timing	17
	Wire Mode Interface Timing	17
5.	Circuit Description	18
5.1.	Crystal Oscillator	19
5.2.	SYSCLK Output	19
5.3.	PWRUP Input	19
5.4.	RESET_N Input	20
5.5.	DATA Input/Output and DCLK Output	20
5.6.	RF Frequency Generation Subsystem	21
	VCO	21



	VCO Auto-Ranging	21
	Loop Filter and Charge Pump	22
	Registers	22
5.7.	RF Input and Output Stage (ANTP/ANTN)	22
	LNA	22
	I/Q mixer	22
	PA2	22
5.8.	Analog IF Filter	23
5.9.	Digital IF Channel Filter and Demodulator	23
	Registers	23
5.10). Encoder	24
5.11	Framing and FIFO2	24
	HDLC Mode	25
	RAW Mode	25
	802.15.4 (ZigBee) DSSS	26
5.12	2. RX AGC and RSSI	26
5.13	3. Modulator	27
5.14	4. Automatic Frequency Control (AFC)2	27
5.15	5. PWRMODE Register	28
5.16	5. Serial Peripheral Interface (SPI)	30
	SPI Timing	30
5.17	7. Wire Mode Interface	31
	Wire Mode Timing	31
6.	Register Bank Description	32
6.1.	Control Register Map	33
7.	Application Information3	36
7.1.	Typical Application Diagram	36
7.2.	Antenna Interface Circuitry	37



	Single-Ended Antenna Interface	37
8.	QFN28 Package Information	38
8.1.	Package Outline QFN28	38
8.2.	QFN28 Soldering Profile	39
8.3.	QFN28 Recommended Pad Layout	40
8.4.	Assembly Process	40
	Stencil Design & Solder Paste Application	40



5

1. Overview

1.1. Features

- Advanced multi-channel single chip UHF transceiver
- Configurable for usage in 400-470 (510) MHz MHz and 800-940 (1020) MHz ISM bands
- Wide variety of shaped modulations supported in RX and TX (ASK, PSK, OQPSK, MSK, FSK, GFSK)
- Data rates from 1 to 250 kbps (FSK, MSK, GFSK, GMSK, OQPSK) and 2 to 600kbps (ASK, PSK) with fully scaling narrow-band channel filtering
- 4.8 kHz to 600 kHz programmable channel filter
- Ultra fast settling RF frequency synthesizer for low-power consumption
- 802.15.4 compatible
- RS-232 (UART) compatible
- RF carrier frequency and FSK deviation programmable in 1 Hz steps
- Fully integrated frequency synthesizer with VCO auto-ranging and band-width boost modes for fast locking
- Few external components
- On-chip communication controller and flexible digital modem
- Channel hopping up to 2000 hops/s
- Sensitivity down to -123 dBm @ 1.2 kbps FSK
- Sensitivity down to -115 dBm @ 10 kbps FSK
- Up to +10 dBm (+13 dBm 433 MHz) programmable transmitter power amplifier for long range operation

- Crystal oscillator with programmable transconductance for low cost crystals (a TCXO is recommended for channel filter BW < 40 kHz)
- Automatic frequency control (AFC)
- SPI micro-controller interface
- Digital RSSI with 0.625 dB resolution
- Fully integrated current/voltage references
- Wire and frame mode
- QFN28 package
- Low power 17 23 mA at 2.5 V supply during receive and 13 - 37 mA during transmit
- 24 bit RX/TX FIFO
- 2.3 V to 2.8 V supply range
- Programmable Cyclic Redundancy Check (CRC-CCITT, CRC-16, CRC-32)
- Optional spectral shaping using a self synchronized shift register
- RoHS compliant

1.2. Applications

400-470 MHz and 800-940 MHz data transmission and reception in the Short Range Device (SRD) band. The frequency range up to 510 MHz and 1020 MHz is accessible with higher VDD limit.

- Automatic meter reading
- FCC Part 90.210 6.25 kHz, 12.5 kHz and 25 kHz applications
- EN 300 220 V 2.1.1
- European paging applications
- Long range sensor read-out
- Long range remote controls

ON

2. Block Diagrams



Figure 1 Functional block diagram of the AX5042



7

3. Pin Function Descriptions

Symbol	Pin(s)	Туре	Description
NC	1	Ν	Not to be connected
VDD	2	Р	Power supply
GND	3	G	Ground
ANTP	4	А	Antenna input/output
ANTN	5	А	Antenna input/output
GND	6	Р	Ground
VDD	7	Р	Power supply
NC	8	Ν	Not to be connected
LPFILT	9	А	Pin for optional external synthesizer loop filter; leave unconnected if not used It is recommended to use the internal loop filter
NC	10	Ν	Not to be connected
GND	11	Р	Ground
RESET_N	12	I	Optional reset input. If not used this pin must be connected to VDD.
SYSCLK	13	1/0	Default functionality: Crystal oscillator (or divided) clock output Can be programmed to be used as a general purpose I/O pin
SEL	14	I	Serial peripheral interface select
CLK	15	I	Serial peripheral interface clock
MISO	16	0	Serial peripheral interface data output
MOSI	17	Ι	Serial peripheral interface data input
DATA	18	I/O	In wire mode: Data input/output Can be programmed to be used as a general purpose I/O pin
IRQ_TXEN	19	I/O	In frame mode: Interrupt request output In wire mode: Transmit enable input Can be programmed to be used as a general purpose I/O pin
VDD	20	Р	Power supply
DCLK	21	I/O	In wire mode: Clock output Can be programmed to be used as a general purpose I/O pin
GND	22	Р	Ground
PWRUP	23	I/O	Power-up/-down input; activates/deactivates analog blocks Can be programmed to be used as a general purpose I/O pin If the power-up/-down functionality is handled in software and no usage as general purpose I/O pin is planned then this pin should be tied to VDD
NC	24	Ν	Not to be connected
NC	25	Ν	Not to be connected
VDD	26	Р	Power supply
CLK16P	27	А	Crystal oscillator input/output
CLK16N	28	А	Crystal oscillator input/output

A = analog signal

I = digital input signal

I/O = digital input/output signal

O = digital output signal

Ν

= not to be connected power or ground =

Ρ

All digital inputs are Schmitt trigger inputs, digital input and output levels are LVCMOS/LVTTL compatible and 3.3V/5V tolerant.

The centre pad of the QFN28 package should be connected to GND.



3.1. Pinout Drawing



Figure 2: Pinout drawing (Top view)



4. Specifications

4.1. Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SYMBOL	DESCRIPTION	CONDITION	MIN	MAX	UNIT
VDD	Supply voltage		-0.5	+2.8	V
IDD	Supply current			50	mA
P _{tot}	total power consumption			800	mW
Pi	Absolute maximum input power at receiver input			15	dBm
In	DC current into any pin except ANTP, ANTN		-10	10	mA
l ₁₂	DC current into pins ANTP, ANTN		-100	100	mA
lo	Output Current			40	mA
Via	Input voltage ANTP, ANTN pins		-0.5	VDD+2.0V	V
	Input voltage digital pins		-0.5	VDD+3V	V
Ves	Electrostatic handling	НВМ	-2000	2000	V
Tamb	Operating ambient temperature		-40	85	°C
T _{stg}	Storage temperature		-65	150	°C
Tj	Junction Temperature			150	°C



4.2. DC Characteristics

Supplies

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
T _{AMB}	Operational ambient temperature		-40	27	85	°C
VDD	Power supply voltage		2.3	2.5	2.8	V
I _{PDOWN}	Power-down current			0.5		μA
1 DOWN		868 MHz; bit rate 10 kBit/s		21		
		868 MHz; bit rate 10 kBit/s low power mode, note 1		17		
		868 MHz; bit rate 600 kBit/s		23		
	Current consumption RX	868 MHz; bit rate 600 kBit/s low power mode, note 1		19		mA
IRX		433 MHz; bit rate 10 kBit/s		21		
		433 MHz; bit rate 10 kBit/s low power mode, note 1		17		
		433 MHz; bit rate 600 kBit/s		23		
		433 MHz; bit rate 600 kBit/s low power mode, note 1		19		
		868 MHz, 10 dBm		36		
		868 MHz, 4 dBm		23		
		868 MHz, 0 dBm		19		
		868 MHz, -12 dBm		13		
ITX	Current consumption 1x	433 MHz, 12 dBm		37		mA
		433 MHz, 6 dBm		24		
		433 MHz, 2 dBm		20		
		433 MHz, -8 dBm		13		

Notes

 Low power mode requires reprogramming of the device reference current (REF_I) as well as the synthesizer VCO current (VCO_I) and there are trade-offs with the lowest achievable power supply value as well as with sensitivity. Sensitivities and operating conditions in this data-sheet do not refer to low power mode.



11

Logic

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT			
DIGITAL INPUTS									
V _{T+}	Schmitt trigger low to high threshold point			1.9		V			
V _{T-}	Schmitt trigger high to low threshold point			1.2		V			
VIL	Input voltage, low				0.8	V			
VIH	Input voltage, high		2.0			V			
IL.	Input leakage current		-10		10	μA			
DIGITAL OUTPUTS									
Іон	Output Current, high	V _{OH} = 2.1V	4			mA			
Iol	Output Current, low	V _{OL} = 0.4V	4			mA			
loz	Tri-state output leakage current		-10		10	μA			



AC Characteristics 4.3.

Crystal Oscillator

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
f _{osc}	Crystal frequency	Note 1		16		MHz
		XTALOSCGM =0000		1		
		XTALOSCGM =0001		2		
		XTALOSCGM =0010 default		3		
		XTALOSCGM =0011		4		
		XTALOSCGM =0100		5		
	Transconductance oscillator	XTALOSCGM =0101		6		mS
		XTALOSCGM =0110		6.5		
gm _{osc}		XTALOSCGM =0111		7		
		XTALOSCGM =1000		7.5		
		XTALOSCGM =1001		8		
		XTALOSCGM =1010		8.5		
		XTALOSCGM =1011		9		
		XTALOSCGM =1100		9.5		
		XTALOSCGM =1101		10		
		XTALOSCGM =1110		10.5		
		XTALOSCGM =1111		11		1
f _{ext}	External clock input	Note 2		16		MHz
RIN _{osc}	Input impedance		10			kΩ
CINosc	Input capacitance				4	pF

Notes

Tolerances and start-up times will depend on the crystal used. Depending on the RF frequency and channel spacing the IC must be calibrated to the exact crystal frequency using the readings of the register TRKFREQ
External clock should be input via an AC coupling at pin CLK16P with the oscillator powered up



RF Frequency Generation Subsystem (Synthesizer)

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
f _{REF}	Reference frequency			16		MHz
f _{range_hi}	Fraguanaviranda	BANDSEL=0	800		930	MHz
f _{range_low}	riequency runge	BANDSEL=1	400		470	MHz
f _{reso}	Frequency resolution		1			Hz
BW1	Synthesizer loop	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=111 default		100		
BW ₂	bandwidth	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=001		50		kHz
BW ₃	Internal loop filter, pin LPFILT is unconnected	Loop filter configuration: FLT=11 Charge pump current: PLLCPI=111		200		
BW4		Loop filter configuration: FLT=10 Charge pump current: PLLCPI=111		500		
Tset1	Synthesizer settling time	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=111		15		
T _{set2}	for 1MHz step as typically required for RX/TX switching	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=001		30		
T _{set3}	Internal loop filter, pin	Loop filter configuration: FLT=11 Charge pump current: PLLCPI=111		7		μs
T _{set4}	LPFILT is unconnected	Loop filter configuration: FLT=10 Charge pump current: PLLCPI=111		3		
T _{start1}	Synthesizer start-up time	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=111 default		25		
T _{start2}	if crystal oscillator and reference are running	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=001		50		us
T _{start3}	Internal loop filter, pin	Loop filter configuration: FLT=11 Charge pump current: PLLCPI=111		12		
T _{start4}		Loop filter configuration: FLT=10 Charge pump current: PLLCPI=111		5		
		868 MHz; 50 kHz from carrier		-77		
	Synthesizer phase noise	868 MHz; 100 kHz from carrier		-75		
PIN I 868	FLT=01	868 MHz; 300 kHz from carrier		-85		
	Charge pump current:	868 MHz; 2 MHz from carrier		-100		-ID - /I I-
		433 MHz; 50 kHz from carrier		-85		GBC/HZ
	Internal loop filter, pin	433 MHz; 100 kHz from carrier		-80		
PIN I 433	LEFILI IS UNCONNECTED	433 MHz; 300 kHz from carrier		-90		
		433 MHz; 2 MHz from carrier		-105		
		868 MHz; 50 kHz from carrier		-65		
D. LO	Synthesizer phase noise	868 MHz; 100 kHz from carrier		-90		
PN2868	FLT=01	868 MHz; 300 kHz from carrier		-105		
	Charge pump current:	868 MHz; 2 MHz from carrier		-110		-10 - /11-
PN2868		433 MHz; 50 kHz from carrier		-75		arc/Hz
	Internal loop filter, pin	433 MHz; 100 kHz from carrier		-80		1
	LPFILI IS UNCONNECTED	433 MHz; 300 kHz from carrier		-93		1
		433 MHz; 2 MHz from carrier		-115		1



Transmitter

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
		ASK	1		600	
SBR	Sianal bit rate	PSK	10		600	khns
		FSK, MSK, OQPSK, GFSK, GMSK	1		200	Rops
		TXRNG=0000			-50	
		TXRNG=0001		-14		
		TXRNG=0010		-8		
		TXRNG=0011		-4		
		TXRNG=0100		-1		
	Transmitter power @ 868 MHz	TXRNG=0101		0.5		dBm
		TXRNG=0110		2		
Davia		TXRNG=0111		3		
F TX868		TXRNG=1000		4		
		TXRNG=1001		5		
		TXRNG=1010		6		
		TXRNG=1011		7		
		TXRNG=1100		8		
		TXRNG=1101		8.5		
		TXRNG=1110		9		
		TXRNG=1111		10		
P _{TX433}	Transmitter power @ 433 MHz	TXRNG=1111		13.5		dBm
PTX868-harm2	Emission @ 2 nd harmonic			-50		dPo
P _{TX868-harm3}	Emission @ 3 rd harmonic			-55		UDC

Notes

1. Additional low-pass filtering was applied to the antenna interface, see section 7: Application Information.



Receiver

ON Semiconductor®

	Input sensitivity in dBm TYP. on SMA connector of AX_mod_7-3 for BER=10 ⁻³								
Datarate	868 MHz			433 MHz					
kbps	ASK	FSK	PSK	ASK	FSK	PSK			
1.2	-118	-121		-119	-123				
2	-115	-118		-117	-120				
10	-111	-114	-117	-113	-116	-119			
100	-101	-104	-107	-99	-106	-109			
250	-97	-98	-103	-96	-100	-105			
600	-93		-99	-99		-102			

Notes

Measured on AX_mod_7-3 at SMA connector with BER measurement tool of AX-EVK software V1.3 For all FSK measurements register FREQGAIN = 0x061. 2.



SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
SBR		ASK, PSK	1		600	kbps
	Signal bit rata	PSK	10		600	
		FSK, MSK, OQPSK, GFSK, GMSK	1		200	kbps
IL	Maximum input level				-20	dBm
CP_{1dB}	Input referred compression point	2 topos congrated by 100 kl la		-35		dPro
IIP3	Input referred IP3	2 iones separated by 100 kHz		-25		GDITI
RSSIR	RSSI control range			85		dB
RSSIS	RSSI step size	Before digital channel filter; calculated from register AGCCOUNTER		0.625		dB
RSSIS ₂	RSSI step size	Behind digital channel filter; calculated from registers AGCCOUNTER, TRKAMPL		0.1		dB
	Adjacent channel suppression	FSK 4.0 kbmm maters 1.8.0		22		alD
	Alternate channel suppression	F3K 4.8 KDps; holes 1 & 2		22		ав
	Adjacent channel suppression	FSK 10 F khose meters 1 8 2		20		alD
	Alternate channel suppression	F3K 12.5 KDps , holes 1 & 5		22		ar
<u>с Г</u> І	Adjacent channel suppression	FSK FO khow notes 1.8.4		18		dP
JEL868	Alternate channel suppression			19		ав
	Adjacent channel suppression	ESK 100 kbps : notos 1 8 5		16		dP
	Alternate channel suppression			30		uв
	Adjacent channel suppression	RSK 200 kbpg potos 1.8 (17		dP
	Alternate channel suppression	FSK 200 KDPS, HOIES T & 6		28		ав
	Blocking at +/- 1MHz offset			43		
סוע	Blocking at - 2MHz offset			51		dD
DLN868	Blocking at +/- 10MHz offset	FSK 4.8 kbps, notes 2 & 7		74		UВ
	Blocking at +/- 100MHz offset			82		
IMRR ₈₆₈	Image rejection			25		dB

Notes

1. Interferer/Channel @ BER = 10⁻³, channel level is +10 dB above the typical sensitivity, the interfering signal is a random data signal (except PSK200); both channel and interferer are modulated without shaping

2. FSK 4.8 kbps: 868 MHz, 20kHz channel spacing, 2.4 kHz deviation, programming as recommended in Programming Manual

3. FSK 12.5 kbps: 868 MHz, 50kHz channel spacing, 6.25 kHz deviation, programming as recommended in Programming Manual

4. FSK 50 kbps: 868 MHz, 200 kHz channel spacing, 25 kHz deviation, programming as recommended in Programming Manual

5. FSK 100 kbps: 868 MHz, 400kHz channel spacing, 50 kHz deviation , programming as recommended in Programming Manual 6.

PSK 200 kbps: 868 MHz, 400kHz channel spacing, programming as recommended in Programming Manual, interfering signal is a constant wave

7. Channel/Blocker @ BER = 10.3, channel level is +10dB above the typical sensitivity, the blocker signal is a constant wave; channel signal is modulated without shaping, the image frequency lies 2 MHz above the wanted signal



SPI Timing

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
Tss	SEL falling edge to CLK rising edge		10			ns
Tsh	CLK falling edge to SEL rising edge		10			ns
Tssd	SEL falling edge to MISO driving		0		10	ns
Tssz	SEL rising edge to MISO high-Z		0		10	ns
Ts	MOSI setup time		10			ns
Th	MOSI hold time		10			ns
Тсо	CLK falling edge to MISO output				10	ns
Tck	CLK period		50			ns
Tcl	CLK low duration		40			ns
Tch	CLK high duration		40			ns

For a figure showing the SPI timing parameters see section 5.16: Serial Peripheral Interface (SPI).

Wire Mode Interface Timing

SYMBOL	DESCRIPTION	CONDITION	MIN.	TYP.	MAX.	UNIT
Tdck	DCLK period	Depends on bit rate programming	1.6		10000	μs
Tdcl	DCLK low duration		25		75	%
Tdch	DCLK high duration		25		75	%
Tds	DATA setup time relative to active DCLK edge		10			ns
Tdh	DATA hold time relative to active DCLK edge		10			ns
Tdco	DATA output change relative to active DCLK edge				10	ns

For a figure showing the wire mode interface timing parameters see section 5.17: Wire Mode Interface.



5. Circuit Description

The **AX5042** is a true single chip low-power CMOS transceiver primarily for use in SRD bands. The on-chip transceiver consists of a fully integrated RF front-end with modulator and demodulator. Base band data processing is implemented in an advanced and flexible communication controller that enables user friendly communication via the SPI interface or in direct wire mode.

AX5042 can be operated from 2.3 V to 2.8 V power supply over a temperature range from -40°C to 85°C, it consumes 13 - 37 mA for transmitting depending on data mode and output power and 17 - 23 mA for receiving.

The **AX5042** features make it an ideal interface for integration into various battery powered SRD solutions such as ticketing or as transceiver for telemetric applications e.g. in sensors. As primary application, the transceiver is intended for UHF radio equipment in accordance with the European Telecommunication Standard Institute (ETSI) specification EN 300 220-1 and the US Federal Communications Commission (FCC) standard CFR47, part 15. The use of **AX5042** in accordance to FCC Par 15.247, allows for improved range in the 915 MHz band. Additionally **AX5042** is compatible with the low frequency standards of 802.15.4 (ZigBee).

The AX5042 can be operated in two fundamentally different modes.

In **wire mode** the IC behaves as an extension of any wire. The internal communication controller is disabled and the modem data is directly available on a dedicated pin (DATA). The bit clock is also output on a dedicated pin (DCLK). In this mode the user can connect the data pin to any port of a micro-controller or to a UART, but has to control coding, checksums, pre and post ambles. The user can choose between synchronous and asynchronous wire mode, asynchronous wire mode performs RS232 start bit recognition and re-synchronization for transmit.

In **frame mode** data is sent and received via the SPI port in frames. Pre- and postambles as well as checksums can be generated automatically. Interrupts control the data flow between a micro-controller and the **AX5042**.

Both modes can be used both for transmit and receive. In both cases the **AX5042** behaves as a SPI slave interface. Configuration of the **AX5042** is always done via the SPI interface.

AX5042 supports any data rate from 1.2 kbps to 250 kbps for FSK, GFSK, GMSK, MSK and from 2 kbps to 600 kbps for ASK and PSK. To achieve optimum performance for specific data rates and modulation schemes several register settings to configure the **AX5042** are necessary, they are outlined in the following, for details see the **AX5042** Programming Manual.

Spreading and despreading is possible on all data rates and modulation schemes. The net transfer rate is reduced by a factor of 15 in this case. For 802.15.4 either 600 or 300 kbps modes have to be chosen.

The receiver supports multi-channel operation for all data rates and modulation schemes.



5.1. Crystal Oscillator

The on-chip crystal oscillator allows the use of an inexpensive quartz crystal as the RF generation subsystem's timing reference. Although a wider range of crystal frequencies can be handled by the crystal oscillator circuit, it is recommended to use 16 MHz as reference frequency since this choice allows all the typical SRD band RF frequencies to be generated.

The oscillator circuit is enabled by programming the **PWRMODE** register. After reset the oscillator is enabled.

To adjust the circuit's characteristics to the quartz crystal being used without using additional external components the transconductance of the crystal oscillator can be programmed.

The transconductance is programmed via register bits XTALOSCGM[3:0] in register XTALOSC.

The recommended method to synchronize the receiver frequency to a carrier signal is to make use of the high resolution RF frequency generation subsystem together with the Automatic Frequency Control, both are described further down.

Alternatively a single ended reference (TXCO, CXO) may be used. The CMOS levels should be applied to pin CLK16P via an AC coupling with the crystal oscillator enabled.

5.2. SYSCLK Output

The SYSCLK pin outputs the reference clock signal divided by a programmable integer. Divisions from 1 to 2048 are possible. For divider ratios > 1 the duty cycle is 50%. Bits SYSCLK[3:0] in the **PINCFG1** register set the divider ratio. The output on pin SYSCLK can be disabled.

Outputting a frequency that is identical to the IF frequency (default 1 MHz) on the SYSCLK pin is not recommended during receive operation, since it requires extensive decoupling on the PCB to avoid interference.

5.3. PWRUP Input

The PWRUP pin disables all analog blocks when it is pulled low. If the pin is pulled high, then the power-up state of the analog blocks can be handled fully in software by programming register **PWRMODE**. It is recommended to connect PWRUP to VDD.



5.4. RESET_N Input

The **AX5042** can be reset in two ways:

- 1. By SPI accesses: the bit RST in the **PWRMODE** register is toggled.
- 2. Via the RESET_N pin: A low pulse is applied at the RESET_N pin. With the rising edge of RESET_N the device goes into its operational state.

A reset must be applied after power-up. It is safe to perform this power-on reset using a SPI access, so using the RESET_N pin is strictly optional. If the RESET_N pin is not used it must be tied to VDD.

5.5. DATA Input/Output and DCLK Output

The DATA input/output pin is used for data transfer from and to AX5042 in wire mode.

The transfer direction of data is set by programming the **PWRMODE** register or by the level applied to the pin IRQ_TXEN (1=TX, then DATA is an input pin; 0=RX, then DATA is an output pin).

The DCLK output pin supplies the corresponding data clock which depends on the data-rate settings programmed to **AX5042**. In synchronous wire mode a connected micro-controller must receive or supply data on the DATA pin synchronous to the clock available the DCLK pin. In asynchronous wire mode, the receive/transmit clock is still available on the DCLK pin, but its usage is optional.

If frame mode is used for data communication, the pins DCLK and DATA can optionally be used as general purpose I/O pins.



5.6. RF Frequency Generation Subsystem

The RF frequency generation subsystem consists of a fully integrated synthesizer, which multiplies the reference frequency from the crystal oscillator to get the desired RF frequency. The advanced architecture of the synthesizer enables frequency resolutions of 1 Hz, as well as fast settling times of $5 - 50 \mu s$ depending on the settings (see section 4.3: AC Characteristics). Fast settling times mean fast start-up and fast RX/TX switching, which enables low-power system design.

For receive operation the RF frequency is fed to the mixer, for transmit operation to the power-amplifier.

The frequency must be programmed to the desired carrier frequency. The RF frequency shift by the IF frequency that is required for RX operation, is automatically set when the receiver is activated and does not need to be programmed by the user. The default IF frequency is 1 MHz. It can be programmed to other values. Changing the IF frequency and thus the centre frequency of the digital channel filter can be used to adapt the blocking performance of the device to specific system requirements.

The synthesizer loop bandwidth can be programmed, this serves three purposes:

- 1. Start-up time optimisation, start-up is faster for higher synthesizer loop bandwidths
- 2. TX spectrum optimisation, phase-noise at 300 kHz to 1 MHz distance from the carrier improves with lower synthesizer loop bandwidths
- 3. Adaptation of the bandwidth to the data-rate. For transmission of FSK, GFSK and MSK it is required that the synthesizer bandwidth must be in the order of the data-rate.

VCO

An on-chip VCO converts the control voltage generated by the charge pump and loop filter into an output frequency. This frequency is used for transmit as well as for receive operation. The frequency can be programmed in 1 Hz steps in the *FREQ* registers. For operation in the 433 MHz band, the BANDSEL bit in the *PLLLOOP* register must be programmed.

VCO Auto-Ranging

The **AX5042** has an integrated auto-ranging function, which allows to set the correct VCO range for specific frequency generation subsystem settings automatically. Typically it has to be executed after power-up. The function is initiated by setting the RNG_START bit in the **PLLRANGING** register. The bit is readable and a 0 indicates the end of the ranging process. If the bit RNGERR is 0, then the auto-ranging has been executed successfully.



Loop Filter and Charge Pump

The **AX5042** internal loop filter configuration together with the charge pump current sets the synthesizer loop band width. The loop filter has three configurations that can be programmed via the register bits FLT[1:0] in register **PLLLOOP**, the charge pump current can be programmed using register bits PLLCPI[2:0] also in register **PLLLOOP**. Synthesizer bandwidths are typically 50 - 500 kHz depending on the **PLLLOOP** settings, for details see section 4.3: AC Characteristics.

Registers

Register	Bits	Purpose				
	FLT[1:0]	Synthesizer loop filter bandwidth, recommended usage is to increase the bandwidth for faster settling time, bandwidth increases of factor 2 and 5 are possible.				
PLLLOOP	PLLCPI[2:0]	Synthesizer charge pump current, recommended usage is to decrease the bandwidth (and improve the phase-noise) for low data-rate transmissions.				
	BANDSEL	Switches between 868 MHz/915 MHz and 433 MHz bands				
FREQ		Programming of the carrier frequency				
IFFREQHI, IFFREQLO		Programming of the IF frequency				
PLLRANGING		Initiate VCO auto-ranging and check results				

5.7. RF Input and Output Stage (ANTP/ANTN)

The **AX5042** uses fully differential antenna pins. RX/TX switching is handled internally, an external RX/TX switch is not required.

LNA

The LNA amplifies the differential RF signal from the antenna and buffers it to drive the I/Q mixer. An external matching network is used to adapt the antenna impedance to the IC impedance. A DC feed to the supply voltage VDD must be provided at the antenna pins. For recommendations see section 7: Application Information.

I/Q mixer

The RF signal from the LNA is mixed down to an IF of typically 1 MHz. I- and Q-IF signals are buffered for the analog IF filter.

ΡA

In TX mode the PA drives the signal generated by the frequency generation subsystem out to the differential antenna terminals. The output power of the PA is programmed via bits TXRNG[3:0] in the register **TXPWR**. Output power as well as harmonic content will depend on the external impedance seen by the PA, recommendations are given in the section 7: Application Information.



5.8. Analog IF Filter

The mixer is followed by a complex band-pass IF filter, which suppresses the down-mixed image while the wanted signal is amplified. The centre frequency of the filter is 1 MHz, with a passband width of 1 MHz. The RF frequency generation subsystem must be programmed in such a way that for all possible modulation schemes the IF frequency spectrum fits into the passband of the analog filter.

5.9. Digital IF Channel Filter and Demodulator

The digital IF channel filter and the demodulator extract the data bit-stream from the incoming IF signal. They must be programmed to match the modulation scheme as well as the bit rate. Inaccurate programming will lead to loss of sensitivity.

The channel filter offers bandwidths of 4.8 kHz up to 600 kHz. Data-rates down to 1.2 kbit/s can be demodulated, but sensitivities will not increase significantly vs. 4.8 kbit/s.

For detailed instructions how to program the digital channel filter and the demodulator see the **AX5042** Programming Manual, an overview of the registers involved is given in the following table. The register setups typically must be done once at power-up of the device.

Register	Remarks
-	
CICDECHI, CICDECLO	This register programs the bandwidth of the digital channel filter.
DATARATEHI, DATARATELO	These registers specify the receiver bit rate, relative to the channel filter bandwidth.
TMGGAINHI, TMGGAINLO	These registers specify the aggressiveness of the receiver bit timing recovery. More aggressive settings allow the receiver to synchronize with shorter preambles, at the expense of more timing jitter and thus a higher bit error rate at a given signal-to-noise ratio.
MODULATION	This register selects the modulation to be used by the transmitter and the receiver, i.e. whether ASK, PSK , FSK, MSK, GFSK, GMSK or OQPSK should be used.
PHASEGAIN, FREQGAIN, FREQGAIN2, AMPLGAIN	These registers control the bandwidth of the phase, frequency offset and amplitude tracking loops. Recommended settings are provided in the Programming Manual.
AGCATTACK, AGCDECAY	These registers control the AGC (automatic gain control) loop slopes, and thus the speed of gain adjustments. The faster the bit rate, the faster the AGC loop should be. Recommended settings are provided in the Programming Manual.
TXRATE	These registers control the bit rate of the transmitter.
FSKDEV	These registers control the frequency deviation of the transmitter in FSK mode. The receiver does not explicitly need to know the frequency deviation, only the channel filter bandwidth has to be set wide enough for the complete modulation to pass.

Registers



5.10. Encoder

The encoder is located between the Framing Unit, the Demodulator and the Modulator. It can optionally transform the bit-stream in the following ways:

- It can invert the bit stream.
- It can perform differential encoding. This means that a zero is transmitted as no change in the level, and a one is transmitted as a change in the level. Differential encoding is useful for PSK, because PSK transmissions can be received either as transmitted or inverted, due to the uncertainty of the initial phase. Differential encoding / decoding removes this uncertainty.
- It can perform Manchester encoding. Manchester encoding ensures that the modulation has no DC content and enough transitions (changes from 0 to 1 and from 1 to 0) for the demodulator bit timing recovery to function correctly, but does so at a doubling of the data rate.
- It can perform Spectral Shaping. Spectral Shaping removes DC content of the bit stream, ensures transitions for the demodulator bit timing recovery, and makes sure that the transmitted spectrum does not have discrete lines even if the transmitted data is cyclic. It does so without adding additional bits, i.e. without changing the data rate. Spectral Shaping uses a self synchronizing feedback shift register.

The encoder is programmed using the register **ENCODING**, details and recommendations on usage are given in the **AX5042** Programming Manual.

5.11. Framing and FIFO

Most radio systems today group data into packets. The framing unit is responsible for converting these packets into a bit-stream suitable for the modulator, and to extract packets from the continuous bit-stream arriving from the demodulator.

The Framing unit supports three different modes:

- HDLC
- Raw
- 802.15.4 compliant

The micro-controller communicates with the framing unit through a 3 level \times 10 bit FIFO. The FIFO decouples micro-controller timing from the radio (modulator and demodulator) timing. The bottom 8 bit of the FIFO contain transmit or receive data. The top 2 bit are used to convey meta information in HDLC and 802.15.4 modes. They are unused in Raw mode. The meta information consists of packet begin / end information and the result of CRC checks.

The **AX5042** contains one FIFO. Its direction is switched depending on whether transmit or receive mode is selected.



The FIFO can be operated in polled or interrupt driven modes. In polled mode, the microcontroller must periodically read the FIFO status register or the FIFO count register to determine whether the FIFO needs servicing.

In interrupt mode EMPTY, NOT EMPTY, FULL, NOT FULL and programmable level interrupts are provided. The **AX5042** signals interrupts by asserting (driving high) its IRQ_TXEN line. The interrupt line is level triggered, active high. The IRQ line polarity can be inverted by programming register **PINCFG2**. Interrupts are acknowledged by removing the cause for the interrupt, i.e. by emptying or filling the FIFO.

Basic FIFO status (EMPTY, FULL, Overrun, Underrun, and the top two bits of the top FIFO word) are also provided during each SPI access on MISO while the micro-controller shifts out the register address on MOSI. See the SPI interface section for details. This feature significantly reduces the number of SPI accesses necessary during transmit and receive.

HDLC Mode

Note: HDLC mode follows High-Level Data Link Control (HDLC, ISO 13239) protocol.

HDLC Mode is the main framing mode of the **AX5042**. In this mode, the **AX5042** performs automatic packet delimiting, and optional packet correctness check by inserting and checking a cyclic redundancy check (CRC) field.

The packet structure is given in the following table.

Flag	Address	Control	Information	FCS	(Optional flag)
8 bit	8 bit	8 or 16 bit	Variable length, 0 or more bit in multiples of 8	16 / 32 bit	8 bit

HDLC packets are delimited with flag sequences of content 0x7E.

In **AX5042** the meaning of address and control is user defined. The Frame Check Sequence (FCS) can be programmed to be CRC-CCITT, CRC-16 or CRC-32.

The receiver checks the CRC, the result can be retrieved from the FIFO, the CRC is appended to the received data.

For details on implementing a HDLC communication see the AX5042 Programming Manual.

RAW Mode

In Raw mode, the **AX5042** does not perform any packet delimiting or byte synchronization. It simply serialises transmit bytes and de-serializes the received bit-stream and groups it into bytes.

This mode is ideal for implementing legacy protocols in software.



802.15.4 (ZigBee) DSSS

802.15.4 uses binary phase shift keying (PSK) with 300 kbit/s (868 MHz band) or 600 kbit/s (915 MHz band) on the radio. The usable bit rate is only a 15th of the radio bit rate, however. A spreading function in the transmitter expands the user bit rate by a factor of 15, to make the transmission more robust. The despreader function of the receiver undoes that.

In 802.15.4 mode, the **AX5042** framing unit performs the spreading and despreading function according to the 802.15.4 specification. In receive mode, the framing unit will also automatically search for the 802.15.4 preamble, meaning that no interrupts will have to be serviced by the micro-controller until a packet start is detected.

The 802.15.4 is a universal DSSS mode, which can be used with any modulation or datarate as long as it does not violate the maximum data rate of the modulation being used. Therefore the maximum DSSS data rate is 16 kbps for FSK and 40 kbps for ASK and PSK.

5.12. RX AGC and RSSI

AX5042 features two receiver signal strength indicators (RSSI):

- RSSI before the digital IF channel filter. The gain of the receiver is adjusted in order to keep the analog IF filter output level inside the working range of the ADC and demodulator. The register AGCCOUNTER contains the current value of the AGC and can be used as an RSSI. The step size of this RSSI is 0.625 dB. The value can be used as soon as the RF frequency generation sub-system has been programmed.
- RSSI behind the digital IF channel filter. The demodulator also provides amplitude information in the TRKAMPL register. By combining both the AGCCOUNTER and the TRKAMPL registers, a high resolution (better than 0.1 dB) RSSI value can be computed at the expense of a few arithmetic operations on the micro-controller. Formulas for this computation can be found in the AX5042 Programming Manual.



27

5.13. Modulator

Depending on the transmitter settings the modulator generates various inputs for the PA:

Modulation	Bit = O	Bit = 1	Main lobe bandwidth	Max. bit rate
ASK	PA off	PA on	BW=BITRATE	600 kBit/s
FSK/MSK/GFSK	Δf =-f _{deviation}	Δf =+f _{deviation}	BW=(1+h) ·BITRATE	250 kBit/s
PSK	$\Delta \Phi = 0^{\circ}$	ΔΦ=1800	BW=BITRATE	600 kBit/s

h = modulation index. It is the ratio of the deviation compared to the bit rate; $f_{deviation}$ = 0.5·h·BITRATE, **AX5042** can demodulate signals with h < 4.

ASK = amplitude shift keying

FSK = frequency shift keying

MSK = minimum shift keying; MSK is a special case of FSK, where h = 0.5, and therefore $f_{deviation} = 0.25$ ·BITRATE; the advantage of MSK over FSK is that it can be demodulated more robustly.

GFSK = gaussian frequency shift keying, same as FSK but shaped, BT=0.3

GMSK = GFSK with h=0.5

PSK = phase shift keying

OQPSK = offset quadrature shift keying. The **AX5042** supports OQPSK. However, unless compatibility to an existing system is required, MSK should be preferred.

All modulation schemes are binary.

5.14. Automatic Frequency Control (AFC)

The **AX5042** has a frequency tracking register **TRKFREQ** to synchronize the receiver frequency to a carrier signal. For AFC adjustment, the frequency offset can be computed with the following formula:

$$\Delta f = \frac{TRKFREQ}{2^{16}} \bullet BITRATE \, .$$



5.15. PWRMODE Register

The operation sequences of the chip can be controlled using the **PWRMODE** and **APEOVER** registers.

PWRMODE register	APEOVER register	Name	e Description					
0x00	0x80	POWERDOWN	POWERDOWN All digital and analog functions, except the register file, are disabled. SPI registers are still accessible.					
0x60	0,00	STANDBY	The crystal oscillator is powered on; receiver and transmitter					
0x00	UXUU	STANDBY	are off.	650 µA				
0x61			The mode is determined by the state of the PWRUP and IRQ_TXEN pins.					
0x01	0x00	PWRUPPIN	PWRUP = 0: Same function as POWERDOWN	0.5 μΑ				
			PWRUP = 1, IRQ_TXEN = 0: Same function as FULLRX	17 - 21 mA				
				13 - 37 MA				
0x68	0x00	SYNTHRX	Transmitter and receiver are still off. This mode is used to let the synthesizer settle on the correct frequency for receive.	12 mA				
0x69	0x00	FULLRX	Synthesizer and receiver are running	17 - 21 mA				
0x6C	0x00 SYNTHTX		The synthesizer is running on the transmit frequency. Transmitter and receiver are still off. This mode is used to let the synthesizer settle on the correct frequency for transmit.	11 mA				
0x6D	0x00	FULLTX	Synthesizer and transmitter are running. Do not switch into this mode before the synthesizer has completely settled on the transmit frequency (in SYNTHTX mode), otherwise spurious spectral transmissions will occur.	13 - 37 mA				

A typical **PWRMODE** and **APEOVER** sequence for a transmit session :

Step	PWRMODE APEOVER	Remarks
1	POWERDOWN	
2	STANDBY	The settling time is dominated by the crystal used, typical value 3ms.
3	SYNTHTX	The synthesizer settling time is 5 – 50 μs depending on settings, see section AC Characteristics
4	FULLTX	Data transmission
5	POWERDOWN	

A typical **PWRMODE** and **APEOVER** sequence for a receive session :

Step	PWRMODE APEOVER	Remarks
1	POWERDOWN	
2	STANDBY	The settling time is dominated by the crystal used, typical value 3ms
3	SYNTHRX	The synthesizer settling time is 5 – 50 μs depending on settings, see section AC Characteristics
4	FULLRX	Data reception
5	POWERDOWN	



5.16. Serial Peripheral Interface (SPI)

The **AX5042** can be programmed via a four wire serial interface according SPI using the pins CLK, MOSI, MISO and SEL. Registers for setting up the **AX5042** are programmed via the serial peripheral interface in all device modes.

When the interface signal SEL is pulled low, a 16 bit configuration data stream is expected on the input signal pin MOSI, which is interpreted as D0...D7, A0...A6, R_N/W.

Data read from the interface appears on MISO.

Figure 3 shows a write/read access to the interface. The data stream is built of an address byte including read/write information and a data byte. Depending on the R_N/W bit and address bits A[6..0] the data D[7..0] can be written via MOSI or read at the pin MISO.

 $R_N/W = 0$ means read mode, $R_N/W = 1$ means write mode.

The read sequence starts with 7 bits of status information S[6..0] followed by 8 data bits.

The status bits contain the following information:

S6	\$5	S4	\$3	S2	\$1	S0
PLL LOCK	FIFO OVER	FIFO UNDER	FIFO FULL	FIFO EMPTY	FIFOSTAT(1)	FIFOSTAT(0)

SPI Timing



Figure 3 Serial peripheral interface timing



5.17. Wire Mode Interface

In wire mode the transmitted or received data are transferred from and to the **AX5042** using the pins DATA and DCLK. DATA is an input when transmitting and an output when receiving.

The direction can be chosen by programming the **PWRMODE** register (recommended), or by using the IRQ_TXEN pin.

Wire mode offers two variants: synchronous or asynchronous.

In synchronous wire mode the, the **AX5042** always drives DCLK. Transmit data must be applied to DATA synchronously to DCLK, and receive data must be sampled synchronously to DCLK. Timing is given in Figure 4. Setting the bit DCLKI in register **PINCFG2** inverts the DCLK signal.

In asynchronous wire mode, a low voltage RS232 type UART can be connected to DATA. DCLK is optional in this mode. The UART must be programmed to send two stop bits, but must be able to accept only one stop bit. Both the UART data rate and the **AX5042** transmit and receive bit rate must match. The **AX5042** synchronizes the RS232 signal to its internal transmission clock, by inserting or deleting a stop bit.

Registers for setting up the AX5042 are programmed via the serial peripheral interface (SPI).

Wire Mode Timing



Figure 4 Wire mode interface timing



6. Register Bank Description

This section describes the bits of the register bank in detail. The registers are grouped by functional block to facilitate programming.

No checks are made whether the programmed combination of bits makes sense! Bit 0 is always the LSB.

Note Whole registers or register bits marked as reserved should be kept at their default values.

Note All addresses not documented here must not be accessed, neither in reading nor in writing.





6.1. Control Register Map

Addr	Name	Dir	Reset	Bit								Description		
				7	6	5	4	3	2	1	0			
Revisi	Revision & Interface Probing													
0	REVISION	R	00000010				SILICO	NREV(7:0)				Silicon Revision		
1 SCRATCH RW 11000101 SCRATCH(7:0) Scratc												Scratch Register		
Operc	Operating Mode													
2	PWRMODE	RW	011-0000	RST	REFEN	XOEN	-		PWRMODE	(3:0)		Power Mode		
3	XTALOSC	RW	010	-	-	-	-		XTALOSCGN	1(3:0)		GM of Crystal Oscillator		
FIFO														
4	FIFOCTRL	RW	11	FIFOST	AT(1:0)	FIFO OVER	FIFO UNDER	FIFO FULL	FIFO EMPTY	FIFOC <i>I</i>	MD(1:0)	FIFO Control		
5	FIFODATA	RW					FIFOD	DATA(7:0)				FIFO Data		
Interrupt Control														
6	IRQMASK	RW	0000	-	-	-	-	IRQMASK(3:0)				IRQ Mask		
7	IRQREQUEST	R		-	-	-	-		IRQREQUEST	Г(3:0)		IRQ Request		
Interfo	ice & Pin Control													
8	IFMODE	RW	0011	-	-	-	-		IFMODE(3	3:0)		Interface Mode		
0C	PINCFG1	RW	11111000	DATAZ	DCLKZ	IRQ_TXENZ	PWRUPZ		SYSCLK(3	:0)		Pin Configuration 1		
0D	PINCFG2	RW	00000000	DATAE	DCLKE	PWRUP_	IRQ_TXENE	DATAI	DCLKI	IRQPTTI	PWRUPI	Pin Configuration 2		
OE	PINCFG3	R		-	-	-	SYSCLKR	DATAR	DCLKR	IRQPTTR	PWRUPR	Pin Configuration 3		
OF	IRQINVERSION	RW	0000	-	-	-	-		IRQINVERSIO	N(3:0)		IRQ Inversion		
Modu	ation & Framing													
10	MODULATION	RW	010	-	-	-	-		MODULATIO	N(3:0)		Modulation		
11	ENCODING	RW	010	-	-	-	-	ENC MANCH	ENC SCRAM	ENC DIFF	ENC INV	Encoder/Decoder Settings		
12	FRAMING	RW	-0000000	-	HSUPP	CRCM	ODE(1:0)	FR	MMODE(2:0)		FABORT	Framing settings		
14	CRCINIT3	RW	11111111				CRCI	NIT(31:24)				CRC Initialisation Data		
15	CRCINIT2	RW	11111111				CRCI	NIT(23:16)				CRC Initialisation Data		
16	CRCINIT1	RW	11111111				CRCI	NIT(15:8)				CRC Initialisation Data		
17	CRCINITO	RW	11111111				CRC	CRCINIT(7:0) CRC Initialisation Data						



34 Register Bank Description

Synthe	esizer											
20	FREQ3	RW	00111001				FREG	2(31:24)				Synthesizer Frequency
21	FREQ2	RW	00110100			Synthesizer Frequency						
22	FREQ1	RW	11001100			Synthesizer Frequency						
23	FREQ0	RW	11001101				FRE	Q(7:0)				Synthesizer Frequency
25	FSKDEV2	RW	00000010				FSKDE	V(23:16)				FSK Frequency Deviation
26	FSKDEV1	RW	01100110				FSKD	EV(15:8)				FSK Frequency Deviation
27	FSKDEV0	RW	01100110				FSKD)EV(7:0)				FSK Frequency Deviation
28	IFFREQHI	RW	00100000				IFFRE	Q(15:8)				2nd LO / IF Frequency
29	IFFREQLO	RW	00000000				IFFRI	EQ(7:0)				2nd LO / IF Frequency
2C	PLLLOOP	RW	-0011101	-	Reserved	BANDSEL		PLLCPI(2:0)		FLT	(1:0)	Synthesizer Loop Filter Settings
2D	PLLRANGING	RW	01000	sticky lock	PLL LOCK	RNGERR	RNG START		VCOR(3	:0)		Synthesizer VCO Auto-Ranging
Transr	Transmitter											
30	TXPWR	RW	1000	-	-	-	-		TXRNG(3	:0)		Transmit Power
31	TXRATEHI	RW	00001001				TXRA	E(23:16)				Transmitter Bit Rate
32	TXRATEMID	RW	10011001				TXRA	TE(15:8)				Transmitter Bit Rate
33	TXRATELO	RW	10011010				TXR <i>A</i>	ATE(7:0)				Transmitter Bit Rate
34	MODMISC	RW	11	-	-	-	-	_	-	reserved	PTTCLK GATE	Misc RF Flags
Recei	ver						·		•	•		
39	AGCTARGET	RW	01010	-	-	-		AG	CTARGET(4:0)			AGC Target Must be set to 0x0E
3A	AGCATTACK	RW	00010110		reserved			AGO	CATTACK(4:0)			AGC Attack
ЗB	AGCDECAY	RW	0-010011	reserved	-	reserved		AG	CDECAY(4:0)			AGC Decay
3C	AGCCOUNTER	R					AGCCC	UNTER(7:0)				AGC Current Value
3D	CICSHIFT	R	00100	-	-	reserved		Cl	CSHIFT(4:0)			CIC Shifter
3E	CICDECHI	RW	00	-	-	-	-	CIC Decimation Factor				
3F	CICDECLO	RW	00000100				CICE	DEC(7:0)				CIC Decimation Factor
40	DATARATEHI	RW	00011010				DATAR	ATE(15:8)				Data rate
41	DATARATELO	RW	10101011				DATA	RATE(7:0)				Data rate

ON Semiconductor[®]



35

42	TMGGAINHI	RW	00000000	TIMINGGAIN(15:8)					Timing Gain				
43	TMGGAINLO	RW	11010101	TIMINGGAIN(7:0)					Timing Gain				
44	PHASEGAIN	RW	000011	reser	ved	-	– PHASEGAIN(3:0)		Phase Gain				
45	FREQGAIN	RW	1010	-	-	-	– FREQGAIN(3:0)			Frequency Gain			
46	FREQGAIN2	RW	1010	-	-	-	-	– FREQGAIN2(3:0)		Frequency Gain 2			
47	AMPLGAIN	RW	00110	-	-	-	reserved AMPLGAIN(3:0)		Amplitude Gain				
48	TRKAMPLHI	R					TRKAMPL(15:8)					Amplitude Tracking	
49	TRKAMPLLO	R					TRKAMPL(7:0)					Amplitude Tracking	
4A	TRKPHASEHI	R		-	-	-	-	- TRKPHAS		TRKPHASE(11:8)		Phase Tracking	
4B	TRKPHASELO	R					TRKPHASE(7:0)				Phase Tracking		
4C	TRKFREQHI	R					TRKFREQ(15:8)				Frequency Tracking		
4D	TRKFREQLO	R				TRKFREQ(7:0)					Frequency Tracking		
Misc		· · ·											
70	APEOVER	R	00000000	APEOVER	OSCAPE	REFAPE			reserved			APE Overrride	
72	PLLVCOI	RW	000100	-	-		reserved		VCO_I(2:0)		Synthesizer VCO current Leave at default		
74	PLLRNG	RW	00000	rese	erved	-			rese	erved	PLLARNG	Auto-ranging internal settings PLLARNG must be set to 1	
7C	REF	RW	100011	-	-		reserved		REF_1(2:0)		Reference adjust Leave at default		
7D	RXMISC	RW	110110	-	-		reserved		RXIMIX(1:0)		Misc RF settings RXIMIX(1:0) must be set to 01		



7. Application Information

7.1. Typical Application Diagram



Figure 5 Typical application diagram

Decoupling capacitors are not drawn. It is recommended to add 100nF decoupling capacitor for every VDD pin. In order to reduce noise on the antenna inputs it is recommended to add 27pF on the VDD pins close to the antenna interface.



7.2. Antenna Interface Circuitry

The ANTP and ANTN pins provide RF input to the LNA when **AX5042** is in receive mode, and RF output from the PA when **AX5042** is in transmit mode. A small antenna can be connected with an optional matching network. The network must provide DC power to the PA and LNA. A biasing to VDD is necessary.

Beside biasing and impedance matching, the proposed networks also provide low pass filtering to limit spurious emission.

Single-Ended Antenna Interface



Figure 6 Structure of the antenna interface to 50 Ω single-ended equipment or antenna

Frequency Band	LC1,2 [nH]	CC1,2 [pF]	LT1,2 [nH]	CT1,2 [pF]	CM1,2 [pF]	LB1,2 [nH]	CB1,2 [pF]	LF1 [nH]	CF1,2 [pF]
868 / 915 MHz	68	N.C.	12	18	2.4	12	2.7	0 OHM	N.C.
433 MHz	120	1.5	39	7.5	6.0	27	5.2	0 OHM	N.C



8. QFN28 Package Information

8.1. Package Outline QFN28





DIMENSION	MIN	TYP	МАХ	UNIT
A	0.800	0.850	0.900	mm

Notes

- 1. JEDEC ref MO-220
- 2. All dimensions are in millimetres
- 3. Pin 1 is identified by chamfer on corner of exposed die pad.
- 4. Package warp shall be 0.050 maximum
- 5. Coplanarity applies to the exposed pad as well as the terminal
- 6. AWLYYWW is the packaging lot code
- 7. RoHS







8.2. QFN28 Soldering Profile



Profile Feature	Pb-Free Process		
Average Ramp-Up Rate	3 °C/sec max.		
Preheat Preheat			
Temperature Min	T _{smin}	150°C	
Temperature Max	T _{smax}	200°C	
Time (T _{SMIN} to T _{SMAX})	t _s	60 – 180 sec	
Time 25°C to Peak Temperature	T ₂₅ ° to Peak	8min max.	
Reflow Phase			
Liquidus Temperature	TL	217°C	
Time over Liquidus Temperature	t.	60 – 150 sec	
Peak Temperature	t _p	260°C	
Time within 5°C of actual Peak Temperature	Tp	20 – 40 sec	
Cooling Phase			
Ramp-down rate		6°C/sec max.	

Notes:

All temperatures refer to the top side of the package, measured on the package body surface.



8.3. QFN28 Recommended Pad Layout

1. PCB land and solder masking recommendations are shown in Figure 7.



Figure 7: PCB land and solder mask recommendations

- 2. Thermal vias should be used on the PCB thermal pad (middle ground pad) to improve thermal conductivity from the device to a copper ground plane area on the reverse side of the printed circuit board. The number of vias depends on the package thermal requirements, as determined by thermal simulation or actual testing.
- 3. Increasing the number of vias through the printed circuit board will improve the thermal conductivity to the reverse side ground plane and external heat sink. In general, adding more metal through the PC board under the IC will improve operational heat transfer, but will require careful attention to uniform heating of the board during assembly.

8.4. Assembly Process

Stencil Design & Solder Paste Application

- 1. Stainless steel stencils are recommended for solder paste application.
- 2. A stencil thickness of 0.125 0.150 mm (5 6 mils) is recommended for screening.
- For the PCB thermal pad, solder paste should be printed on the PCB by designing a stencil with an array of smaller openings that sum to 50% of the QFN exposed pad area. Solder paste should be applied through an array of squares (or circles) as shown in Figure 8.
- 4. The aperture opening for the signal pads should be between 50-80% of the QFN pad area as shown in Figure 9.
- 5. Optionally, for better solder paste release, the aperture walls should be trapezoidal and the corners rounded.
- 6. The fine pitch of the IC leads requires accurate alignment of the stencil and the printed circuit board. The stencil and printed circuit assembly should be aligned to within + 1 mil prior to application of the solder paste.



7. No-clean flux is recommended since flux from underneath the thermal pad will be difficult to clean if water-soluble flux is used.



Figure 8: Solder paste application on exposed pad



Figure 9: Solder paste application on pins



ON Semiconductor and the ()) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent overage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer's bechnical experts. SCILLC closes not convey any license under its patent rights or thers. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affitates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC brows negles the solution and may manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Support: Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative

www.onsemi.com

Phone: 81-3-5817-1050