Features

- 8-Bit Multiplexed Addresses/Outputs
- Fast Read Access Time 70 ns
- Low Power CMOS Operation
 - 20 mA max. Active at 5 MHz
- 20-Lead TSSOP Package
- 20-Lead SOIC Package
- 28-Lead TSOP Package
- 5V ± 10% Supply
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 50 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Range

Description

The AT27C520 is a low-power, high performance 524,288 bit one-time programmable read only memory (OTP EPROM) organized 64K by 8 bits. It incorporates latches for the 8 lower order address bits to multiplex with the 8 data bits. This minimizes system chip count, reduces cost, and simplifies the design of multiplexed bus systems. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

Atmel's scaled CMOS technology provides high speed, lower active power consumption, and significantly faster programming. Power consumption is typically only 8 mA in Active Mode.


The AT27C520 is available in 173 mil, 20-pin TSSOP; 300 mil, 20-pin SOIC; and 28-pin TSOP, one-time programmable (OTP) plastic packages.

(continued)


Pin Configurations

Pin Name	Function
A8 - A15	Addresses
AD0 - AD7	Addresses/Outputs
OE /V _{PP}	Output Enable/V _{PP}
ALE	Address Latch Enable


TSSOP Top View



TSOP Top View



SOIC Top View





512K (64K x 8) Multiplexed Addresses/ Outputs OTP EPROM

AT27C520

Rev. 0752C-C-01/98






With 64K byte storage capability, the AT27C520 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C520 has additional features to ensure high quality and efficient production use. The Rapid $^{\text{\tiny TM}}$ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 $\mu s/byte$. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching under active conditions may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 $_{\mu}F$ high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 $_{\mu}F$ bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is $V_{\rm CC}$ + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode/Pin	ALE	OE/V _{PP}	A8 - A15	AD0 - AD7
Read	V _{IL}	V _{IL}	Ai	D _{OUT}
Output Disable	V _{IL} /V _{IH}	V _{IH}	X ⁽¹⁾	High Z/A0 - A7
Address Latch Enable	V _{IH}	V _{IH}	X	A0 - A7
Rapid Program ⁽²⁾	V _{IH}	V_{PP}	Ai	D _{IN}
Product Identification ⁽³⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(4)}$ $A8 = V_{IH} \text{ or } V_{IL}$ $A10 - A15 = V_{IL}$	Identification Code

- Notes: 1. X can be V_{IL} or V_{IH} .
 - 2. Refer to Programming Characteristics.
 - 3. $V_H = 12.0 \pm 0.5 V$.
 - 4. Two identifier bytes may be selected. All A8 A15 inputs are held low (V_{IL}) , except A9 which is set to V_H and A8 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

		AT2	7C520
		-70	-90
On a ratio a Tamp (Casa)	Com.	0°C - 70°C	0°C - 70°C
Operating Temp.(Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V _{CC} Supply		5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μΑ
I _{LI2} ⁽¹⁾	Input Load Current A13	$V_{IN} = 0V$ to V_{CC}		±100	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μΑ
I _{cc}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA		20	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V


Note: 1. For address input A13 only.

AC Characteristics for Read Operation

				AT27C520			
			-	70	-(90	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC} ⁽²⁾	Address to Output Delay	$ALE = \overline{OE}/V_{PP} = V_{IL}$		70		90	ns
t _{AS}	Address Setup Time	$\overline{OE}/V_{PP} = V_{IH}$	12		15		ns
t _{AH}	Address Hold Time	$\overline{OE}/V_{PP} = V_{IH}$	12		15		ns
t _{ALE}	Address Latch Enable Width	$\overline{OE}/V_{PP} = V_{IH}$	40		45		ns
t _{OE} ⁽²⁾	OE/V _{PP} to Output Delay	ALE = V _{IL}		30		35	ns
t _{DF} ⁽³⁾⁽⁴⁾	OE/V _{PP} High to Output Float	ALE = V _{IL}		25		25	ns
t _{OH}	Output Hold from Address or OE/V _{PP} , whichever occurred first	ALE = V _{IL}	7		0		ns

Notes: 1. 2, 3, 4 — see AC Waveforms for Read Operation


AC Waveforms for Read Operation⁽¹⁾



- Notes: 1. Timing measurement reference levels for all speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.8V$ and $V_{OH} = 0.8V$ and $V_{OH} = 0.8V$ are $V_{OH} = 0.8V$. 0.45V and $V_{IH} = 2.4V$.
 - 2. \overline{OE}/V_{PP} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - This parameter is only sampled and is not 100% tested.
 - 4. Output float is defined as the point when data is no longer driven.


Input Test Waveforms and Measurement Levels

For -70 and -90 devices:



 t_R , t_F < 20 ns (10% to 90%)

Output Test Load



Note: C_L = 100 pF including jig capacitance.


Pin Capacitance (f = 1 MHz, T = 25° C)⁽¹⁾

	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. Note:



Programming Waveforms



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .

2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

DC Programming Characteristics

 T_A = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
I _{LI2} ⁽¹⁾	Input Load Current A13	$V_{IN} = V_{IL}, V_{IH}$		±100	μΑ
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 1.0	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			25	mA
I _{PP2}	OE/V _{PP} Current	ALE = V _{IH}		25	mA

Note: 1. For address input A13 only.

AC Programming Characteristics

 T_A = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V

			Limits		
Symbol	Parameter ⁽¹⁾	Test Conditions	Min	Max	Units
t _{ALE}	Address Latch Enable Width		500		ns
t _{LAS}	Latched Address Setup Time		100		ns
t _{LAH}	Latched Address Hold Time		100		ns
t _{LP}	ALE Low to $\overline{\text{OE}}/\text{V}_{\text{PP}}$ High Voltage Delay		2		μs
t _{OES}	ŌĒ/V _{PP} Setup Time	Input Rise and Fall Times	2		μs
t _{OEH}	OE/V _{PP} Hold Time	(10% to 90%) 20 ns	2		μs
t _{DS}	Data Setup Time	Input Pulse Levels	2		μs
t _{DH}	Data Hold Time	0.45V to 2.4V			μs
t _{PW}	ALE Program Pulse Width ⁽²⁾	Input Timing Reference Level	47.5	52.5	μs
t _{VR}	OE/V _{PP} Recovery Time	0.8V to 2.0V	2		μs
t _{VCS}	V _{CC} Setup Time		2		μs
t _{OE}	Data Valid from OE/V _{PP}	Output Timing Reference Level 0.8V to 2.0V		150	ns
t _{DFP}	OE/V _{PP} High to Output Float Delay ⁽³⁾	0.07 to 2.07	0	130	ns
t _{AS}	Address Setup Time		2		μs
t _{AH}	Address Hold Time		0		μs
t _{PRT}	OE/V _{PP} Pulse Rise Time During Programming		50		ns

- Notes: 1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} and removed simultaneously or after \overline{OE}/V_{PP}
 - 2. Program Pulse width tolerance is 50 μ sec \pm 5%.
 - 3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven see timing diagram.

Atmel's 27C520 Integrated Product Identification Code

	Pins				Hex					
Codes	A8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	1	1	1	0	1	9D






Rapid[™] Programming Algorithm

A 50 μ s ALE pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and \overline{OE}/V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s ALE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each

pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. $\overline{\text{OE}}/\text{V}_{\text{PP}}$ is then lowered to V $_{\text{IH}}$ and V $_{\text{CC}}$ to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



Ordering Information

t _{ACC} (ns)	I _{CC} (mA) Active	Ordering Code	Package	Operation Range
70	20	AT27C520-70SC	20\$	Commercial
		AT27C520-70TC	28T	(0°C to 70°C)
		AT27C520-70XC	20X	
		AT27C520-70SI	20\$	Industrial
		AT27C520-70TI	28T	(-40°C to 85°C)
		AT27C520-70XI	20X	
90	20	AT27C520-90SC	20\$	Commercial
		AT27C520-90TC	28T	(0°C to 70°C)
		AT27C520-90XC	20X	
		AT27C520-90SI	20\$	Industrial
		AT27C520-90TI	28T	(-40°C to 85°C)
		AT27C520-90XI	20X	


	Package Type			
20\$	20S 20-Lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC)			
28T	28T 28-Lead, Thin Small Outline Package (TSOP)			
20X	20-Lead, 0.173" Wide, Thin Shrink Small Outline (TSSOP)			






Packaging Information

20S, 20-Lead, 0.300" Wide, Plastic Gull Wing Small Outline Dimensions in Inches and (Millimeters)



28T, 28-Lead, Plastic Thin Small Outline Package (TSOP)

Dimensions in Millimeters and (Inches)



20X, 20-Lead, 0.173" Wide, Thin Super Small Outline Package (TSSOP)
Dimensions in (Millimeters) and Inches

.035(0.889)

.015(.381)

