Features

- Fast Read Access Time 55 ns
- Low Power CMOS Operation
 - 100 μA Maximum Standby
 - 40 mA Maximum Active at 5 MHz
- JEDEC Standard Packages
 - 40-Lead 600 mil PDIP
 - 44-Lead PLCC
 - 40-Lead TSOP (10 mm x 14 mm)
- Direct Upgrade from 512K bit, 1M bit, and 2M bit (AT27C516, AT27C1024, and AT27C2048) EPROMs
- 5V \pm 10% Power Supply
- High Reliability CMOS Technology - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 50 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C4096 is a low-power, high-performance 4,194,304-bit one-time programmable read only memory (OTP EPROM) organized 256K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 55 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16- and 32-bit microprocessor systems. *(continued)*

Pin Configurations

Pin Name	Function			
A0 - A17	Addresses			
O0 - O15	Outputs			
CE	Chip Enable			
ŌĒ	Output Enable			
NC	No Connect			
Note: Both GND pins must b				

connected.

PLCC Top View

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A13 A12 A11 A10 A9 GND A8 A7 A6 A5
- 7 10 21 20 20 21 -0	ξ A5

			-			
VPP	Ь	1	~~	40	Ъ	vcc
CE	Ц	2		39	þ	A17
O15	d	3		38	þ	A16
014	9	4		37	þ	A15
O13	q	5		36	þ	A14
012	d	6		35	þ	A13
011	q	7		34	þ	A12
O10	q	8		33	þ	A11
O9	d	9		32	þ	A10
O8	þ	10		31	þ	A9
GND	q	11		30	þ	GND
07	d	12		29	þ	A8
O6	q	13		28	þ	A7
O5	q	14		27	Þ	A6
O4	d	15		26	þ	A5
O3	q	16		25	þ	A4
02	q	17		24	þ	A3
01	q	18		23	Þ	A2
00	q	19		22	Þ	A1
OE	d	20		21	þ	A0

PDIP Top View

TSOP Top View **Type 1**

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	40 39 A8 38 37 A6 36 35 A4 34 33 A2 30 29 00 28 27 O2 26 25 O4 24 23 O6 22 21 GND	GND A7 A5 A3 A1 OE 01 03 05 07
--	---	---



4-Megabit (256K x 16) OTP EPROM

AT27C4096

0311E-A-06/97





Description

In read mode, the AT27C4096 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C4096 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.


With high density 256K word storage capability, the AT27C4096 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C4096 has additional features that ensure high quality and efficient production use. The Rapid[™] Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

- *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: Maximum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode/Pin	CE	OE	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	Ai	X ⁽¹⁾	D _{OUT}
Output Disable	Х	V _{IH}	Х	Х	High Z
Standby	V _{IH}	Х	Х	X ⁽⁵⁾	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}	D _{IN}
PGM Verify	V _{IH}	V _{IL}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	VIH	х	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A17 = V_{IL}$	V _{CC}	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to the Programming characteristics.

3. $V_{H} = 12.0 \pm 0.5 V.$

- Two identifier words may be selected. All Ai inputs are held low (V_{IL}), except A9, which is set to V_H, and A0, which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.
- 5. Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB}.





DC and AC Operating Conditions for Read Operation

		AT27C4096							
	-55	-55 -70		-90 -12					
Operating Temperature	Com.	0°C - 70°C							
Operating Temperature (Case)	Ind.	-40°C - 85°C							
V _{CC} Power Supply		$5V\pm~10\%$	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		± 1	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		± 5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
I _{SB} V _{CC} ⁽¹⁾ Standby Current	$\frac{I_{SB1} (CMOS)}{CE} = V_{CC} \pm 0.3V$		100	μA	
	I_{SB2} (TTL) CE = 2.0 to V _{CC} + 0.5V		1	mA	
I _{CC}	V _{CC} Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE = V_{IL}}$		40	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}


2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

AC Characteristics for Read Operation

				AT27C4096									
			-4	55	-7	70	-9) 0	-*	12	-*	15	
Symbol	Parameter	Condition	Min	Мах	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	$\overline{CE} = \overline{OE}$ = V _{IL}		55		70		90		120		150	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$		55		70		90		120		150	ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	$\overline{CE} = V_{IL}$		20		30		35		40		50	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE High to Output Float, whichever occurred first			20		20		20		30		35	ns
t _{OH} ⁽⁴⁾	Output Hold from Address, CE or OE, whichever occurred first		7		7		0		0		0		ns

Note: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.

AC Waveforms for Read Operation⁽¹⁾




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.


- 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE}.
- 3. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

For -55 devices only:








Note: CL = 100 pF including jig capacitance, except for the -45 and -55 devices, where CL = 30 pF.

For -70, -90, -12 and -15 devices:

 $t_R, t_F < 5 \text{ ns} (10\% \text{ to } 90\%)$



 t_R , $t_F < 20$ ns (10% to 90%)

Pin Capacitance

 $(f = 1 \text{ MHz } T = 25^{\circ}\text{C})^{(1)}$


	Тур	Мах	Units	Conditions
C _{IN}	4	10	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for $\rm V_{IL}$ and 2.0V for $\rm V_{IH}.$
 - 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 - 3. When programming the AT27C4096, a 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

 $T_{A} = 25 \pm 5^{\circ}C, \, V_{CC} = 6.5 \pm 0.25 V, \, V_{PP} = 13.0 \pm 0.25 V$

			Lir		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.7	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = V_{IL}$		30	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V

AT27C4096

AC Programming Characteristics

 $T_{A} = 25 \pm \ 5^{\circ}C, \ V_{CC} = 6.5 \ \pm \ 0.25V, \ V_{PP} = 13.0 \pm 0.25V$

Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units	
t _{AS}	Address Setup Time		2		μs	
t _{OES}	OE Setup Time		2		μs	
t _{DS}	Data Setup Time	Input Rise and Fall Times	2		μs	
t _{AH}	Address Hold Time	(10% to 90%) 20ns	0		μs	
t _{DH}	Data Hold Time	Input Pulse Levels	2		μs	
t _{DFP}	OE High to Output Float Delay ⁽²⁾	0.45V to 2.4V	0	130	ns	
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level	2		μs	
t _{VCS}	V _{CC} Setup Time	0.8V to 2.0V	2		μs	
t _{PW}	CE Program Pulse Width ⁽³⁾	Output Timing Reference Level	47.5	52.5	μs	
t _{OE}	Data Valid from OE	0.8V to 2.0V		150	ns	
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns	

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.

3. Program Pulse width tolerance is 50 $\mu \text{sec} \pm 5\%.$

Atmel's 27C4096 Intergrated Product Identification Code


		Pins									
Codes	A0	015-08	07	O 6	O5	04	O3	02	01	00	Hex Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	0	0	00F4





Rapid Programming Algorithm

A 50 μ s CE pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.





Ordering Information

	I _{CC} (mA)				Operation Range	
t _{ACC} (ns)	Active Standby		Ordering Code	Package		
55	40	0.1	AT27C4096-55JC AT27C4096-55PC AT27C4096-55VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	40	0.1	AT27C4096-55JI AT27C4096-55PI AT27C4096-55VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
70	40	0.1	AT27C4096-70JC AT27C4096-70PC AT27C4096-70VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	40	0.1	AT27C4096-70JI AT27C4096-70PI AT27C4096-70VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
90	40	0.1	AT27C4096-90JC AT27C4096-90PC AT27C4096-90VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	40	0.1	AT27C4096-90JI AT27C4096-90PI AT27C4096-90VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
120	40	0.1	AT27C4096-12JC AT27C4096-12PC AT27C4096-12VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	40	0.1	AT27C4096-12JI AT27C4096-12PI AT27C4096-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
150	40	0.1	AT27C4096-15JC AT27C4096-15PC AT27C4096-15VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	40	0.1	AT27C4096-15JI AT27C4096-15PI AT27C4096-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)	

Package Type				
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm			

