AT27BV4096

Features

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range
- Pin Compatible with JEDEC Standard AT27C4096
- Low Power CMOS Operation
 20 μA max. (less than 1 μA typical) Standby for V_{CC} = 3.6V
 29 mW max. Active at 5 MHz for V_{CC} = 3.6V
- JEDEC Standard Surface Mount Packages 44-Lead PLCC 40-Lead TSOP (10 x 14mm)
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid[™] Programming algorithm 100 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
 Commercial and Industrial Temperature Per
- Commercial and Industrial Temperature Ranges

Description

The AT27BV4096 is a high performance, low power, low voltage 4,194,304 bit onetime programmable read only memory (OTP EPROM) organized as 256K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16 and 32 bit microprocessor based systems using either regulated or unregulated battery power.


(continued)

Pin Configurations

Function
Addresses
Outputs
Chip Enable
Output Enable
No Connect

Note: Both GND pins must be connected.

PLCC Top View



Note: 1. PLCC package pins 1 and 23 are DON'T CONNECT.

TSOP Top View **Type 1**

		•	ypei					
50	1 2			40	39	B	A8	GND
E .	3			38	27	R		A7
d .	5			36		Ē		A5
	7			34		Ĕ		A3
	9			32		Ĕ		A1
	11			30		Ĕ		OE
	13			28		Ē		01
d l	15			26	25	B	04	O3
8 18	17					B	O6	O5
8 20	19			22	21	B	GND	07
	12 14 14 16 18	4 5 6 7 8 9 10 11 12 13 14 13 16 15 18 17 18 17	$\begin{array}{c} 1 & 2 \\ 3 & 3 \\ 4 & 5 \\ 8 & 9 \\ 10 & 11 \\ 11 & 11 \\ 14 & 13 \\ 16 & 15 \\ 18 & 17 \\ 18 & 17 \\ 10 & 12 \\ 11 & 15 \\ 11 & 15 \\ 11 & 15 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12 \\ 12 & 12$	$\begin{bmatrix} 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 12 \\ 12 \\ 12 \\ 14 \\ 13 \\ 14 \\ 15 \\ 16 \\ 18 \\ 17 \end{bmatrix}$	$ \begin{array}{c ccccc} & & & & & & & & & & & \\ \hline & & 1 & & & & & & & & \\ & 3 & & & & & & & & &$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 2 40 39 4 3 38 37 6 7 34 35 10 32 31 11 30 29 12 10 32 13 28 27 14 15 26 16 15 26 18 17 24 23 10	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

4 Megabit (256K x 16) Unregulated *Battery-Voltage*^T High Speed OTP CMOS EPROM





Description (Continued)

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At $V_{CC} = 2.7V$, any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and $V_{CC} = 3V$, the AT27BV4096 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1 μ A at 3V. The AT27BV4096 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV4096 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.

The AT27BV4096 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0V. At V_{CC} = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.


Atmel's AT27BV4096 has additional features to ensure high quality and efficient production use. The RapidTM Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV4096 programs exactly the same way as a standard 5V AT27C4096 and uses the same programming equipment.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

AT27BV4096

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0V to +14.0V ⁽¹⁾
VPP Supply Voltage with Respect to Ground	-2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	OE	Ai	VPP	Vcc	Outputs
Read ⁽²⁾	VIL	VIL	Ai	X ⁽¹⁾	Vcc ⁽²⁾	Dout
Output Disable ⁽²⁾	Х	VIH	Х	Х	Vcc ⁽²⁾	High Z
Standby ⁽²⁾	VIH	Х	Х	X ⁽⁵⁾	Vcc (2)	High Z
Rapid Program ⁽³⁾	VIL	Vih	Ai	Vpp	Vcc ⁽³⁾	DIN
PGM Verify ⁽³⁾	VIH	VIL	Ai	V _{PP}	Vcc ⁽³⁾	Dout
PGM Inhibit ⁽³⁾	VIH	VIH	Х	V _{PP}	Vcc ⁽³⁾	High Z
Product Identification ^(3, 5)	VIL	VIL	$A9 = V_{H} {}^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A17 = V_{IL}$	V _{CC}	Vcc ⁽³⁾	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

- 2. Read, output disable, and standby modes require, $2.7V \le V_{CC} \le 3.6V$, or $4.5V \le V_{CC} \le 5.5V$.
- 3. Refer to Programming Characteristics. Programming modes require $V_{CC} = 6.5V$.

4. $V_{H} = 12.0 \pm 0.5 V.$

5. Two identifier words may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.





DC and AC Operating Conditions for Read Operation

		AT27BV4096				
		-12	-15			
Operating	Com.	0°C - 70°C	0°C - 70°C			
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C			
		2.7V - 3.6V	2.7V - 3.6V			
V _{CC} Power Supply		5V ± 10%	5V ± 10%			

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 2$.7V to 3.6V				
ILI	Input Load Current	VIN = 0V to VCC		±1	μA
ILO	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA
I _{PP1} ⁽²⁾	VPP (1) Read/Standby Current	VPP = V _{CC}		10	μA
	Vcc ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μA
ISB		I _{SB2} (TTL), \overline{CE} = 2.0 to V _{CC} + 0.5V		100	μA
lcc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} =$	3.6V	8	mA
Ma		V _{CC} = 3.0 to 3.6V	-0.6	0.8	V
VIL	Input Low Voltage	V _{CC} = 2.7 to 3.6V	-0.6	0.2 x Vcc	V
Maria	Innut Llink Valtara	V _{CC} = 3.0 to 3.6V	2.0	V _{CC} + 0.5	V
VIH	Input High Voltage	V _{CC} = 2.7 to 3.6V	0.7 x V _{CC}	V _{CC} + 0.5	V
		I _{OL} = 2.0 mA		0.4	V
Vol	Output Low Voltage	Ιοι = 100 μΑ		0.2	V
		I _{OL} = 20 μA		0.1	V
		I _{OH} = -2.0 mA	2.4		V
Vон	Output High Voltage	Іон = -100 μА	Vcc - 0.2		V
		I _{OH} = -20 μA	Vcc - 0.1		V
$V_{CC} = 4$.5V to 5.5V				
ILI	Input Load Current	VIN = 0V to VCC		±1	μA
ILO	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	VPP (1) Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I _{SB}		IsB ₂ (TTL), \overline{CE} = 2.0 to V _{CC} + 0.5V		1	mA
lcc	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		40	mA
VIL	Input Low Voltage		-0.6	0.8	V
Vih	Input High Voltage		2.0	Vcc + 0.5	V
Vol	Output Low Voltage	lo _L = 2.1 mA		0.4	V
Vон	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP}, and removed simultaneously with or after V_{PP}.

 VPP may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

= Preliminary Information


AC Characteristics for Read Operation ($V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V)

				AT27B	V4096		
			-	12	-	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	$\overline{CE} = \overline{OE}$ = V _{IL}		120		150	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$		120		150	ns
toe ^(2, 3)	OE to Output Delay	$\overline{CE} = V_{IL}$		35		50	ns
tDF ^(4, 5)	\overline{OE} or \overline{CE} High to Output FI	oat, whichever occurred first		30		40	ns
toн	Output Hold from Address, whichever occurred first	DE or OE,	0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information

AC Waveforms for Read Operation ⁽¹⁾




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE}.
 - 3. OE may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC}.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.
- 6. When reading a 27BV4096, a 0.1 μF capacitor is required across V_{CC} and ground to supress spurious voltage transients.






Input Test Waveforms and Measurement Levels



 t_R , t_F < 20 ns (10% to 90%)






Note: CL = 100 pF including jig capacitance.

Pin Capacitance $(f = 1 \text{ MHz } T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions	
CIN	4	10	pF	$V_{IN} = 0V$	
COUT	8	12	pF	$V_{OUT} = 0V$	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
 - 2. $t_{\mbox{\scriptsize OE}}$ and $t_{\mbox{\scriptsize DFP}}$ are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV4096 a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients.

DC Programming Characteristics

TA = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V

			L		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
VIL	Input Low Level		-0.6	0.8	V
Vih	Input High Level		2.0	V _{CC} + 0.1	V
Vol	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
Vон	Output High Voltage	I _{OH} = -400 μA	2.4		V
ICC2	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	VPP Supply Current	$\overline{CE} = V_{IL}$		30	mA
VID	A9 Product Identification Voltage		11.5	12.5	V





AC Programming Characteristics

TA = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V

0	T = = (Lin	nits	L In:to
Sym- bol	Test Parameter Conditions* ⁽¹⁾	Min	Max	Units
tas	Address Setup Time	2		μS
tCES	CE Setup Time	2		μS
tOES	OE Setup Time	2		μS
t _{DS}	Data Setup Time	2		μS
tан	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay ⁽²⁾	0	130	ns
t _{VPS}	VPP Setup Time	2		μS
tvcs	V _{CC} Setup Time	2		μS
t _{PW}	PGM Program Pulse Width ⁽³⁾	47.5	52.5	μS
toE	Data Valid from OE		150	ns
t PRT	VPP Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 - This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
 - 3. Program Pulse width tolerance is 50 $\mu sec \pm$ 5%.


Atmel's 27BV4096 Integrated Product Identification Code ⁽¹⁾

		Pins				Hex					
Codes	A0	015-08	07	06	05	04	03	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	0	0	00F4

Note: 1. The AT27BV4096 has the same Product Identification Code as the AT27C4096. Both are programming compatible.

Rapid Programming Algorithm

A 50 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s \overline{CE} pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.





tacc	lcc	(mA)	Ordering Code	Dookogo	Operation Panga
(ns)	Active Standby Ordering Code		Package	Operation Range	
120			AT27BV4096-12JC AT27BV4096-12VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-12JI AT27BV4096-12VI	44J 40V	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV4096-15JC AT27BV4096-15VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-15JI AT27BV4096-15VI	44J 40V	Industrial (-40°C to 85°C)

Ordering Information

= Preliminary Information

Package Type	
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm

