

SHARC Processors

ADSP-21367/ADSP-21368/ADSP-21369

SUMMARY

High performance 32-bit/40-bit floating-point processor optimized for high performance audio processing Single-instruction, multiple-data (SIMD) computational architecture

On-chip memory—2M bits of on-chip SRAM and 6M bits of on-chip mask programmable ROM

Code compatible with all other members of the SHARC family

The ADSP-21367/ADSP-21368/ADSP-21369 are available with a 400 MHz core instruction rate with unique audiocentric peripherals such as the digital audio interface, S/PDIF transceiver, serial ports, 8-channel asynchronous sample rate converter, precision clock generators, and more. For complete ordering information, see Ordering Guide on Page 55.




Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved.

KEY FEATURES—PROCESSOR CORE

- At 400 MHz (2.5 ns) core instruction rate, the processors perform 2.4G FLOPS/800 MMACS
- 2M bit on-chip, SRAM (0.75M bit in blocks 0 and 1, and 0.25M bit in blocks 2 and 3) for simultaneous access by the core processor and DMA
- 6M bit on-chip, mask-programmable ROM (3M bit in block 0 and 3M bit in block 1)
- Dual data address generators (DAGs) with modulo and bitreverse addressing
- Zero-overhead looping with single-cycle loop setup, providing efficient program sequencing
- Single-instruction, multiple-data (SIMD) architecture provides:
 - Two computational processing elements
 - **Concurrent execution**
 - Code compatibility with other SHARC family members at the assembly level
 - Parallelism in buses and computational units allows: single-cycle executions (with or without SIMD) of a multiply operation, an ALU operation, a dual memory read or write, and an instruction fetch
- Transfers between memory and core at a sustained 6.4 Gbps bandwidth at 400 MHz core instruction rate

INPUT/OUTPUT FEATURES

DMA controller supports:

- 34 zero-overhead DMA channels for transfers between internal memory and a variety of peripherals
- 32-bit DMA transfers at peripheral clock speed, in parallel with full-speed processor execution
- 32-bit wide external port provides glueless connection to both synchronous (SDRAM) and asynchronous memory devices
- Programmable wait state options: 2 SCLK to 31 SCLK cycles Delay-line DMA engine maintains circular buffers in external memory with tap-/offset-based reads
- SDRAM accesses at 166 MHz and asynchronous accesses at 55 MHz
- Shared-memory support allows multiple DSPs to automatically arbitrate for the bus and gluelessly access a common memory device
- Shared memory interface (ADSP-21368 only) support provides:
 - Glueless connection for scalable DSP multiprocessing architecture
- Distributed on-chip bus arbitration for parallel bus

 Connect of up to four ADSP-21368 processors and global
 memory
- Four memory select lines allow multiple external memory devices
- Digital audio interface (DAI) includes eight serial ports, four precision clock generators, an input data port, an S/PDIF transceiver, an 8-channel asynchronous sample rate converter, and a signal routing unit

- Digital peripheral interface (DPI) includes three timers, two UARTs, two SPI ports, and a 2-wire interface port Outputs of PCG's C and D can be driven on to DPI pins
- 8 dual data line serial ports that operate at up to 50 Mbps on each data line—each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair
- TDM support for telecommunications interfaces including 128 TDM channel support for newer telephony interfaces such as H.100/H.110
- Up to 16 TDM stream support, each with 128 channels per frame
- Companding selection on a per channel basis in TDM mode Input data port, configurable as eight channels of serial data or seven channels of serial data and up to a 20-bit wide parallel data channel
- Signal routing unit provides configurable and flexible connections between all DAI/DPI components
- 2 muxed flag/IRQ lines
- 1 muxed flag/timer expired line /MS pin
- 1 muxed flag/IRQ /MS pin

DEDICATED AUDIO COMPONENTS

- S/PDIF-compatible digital audio receiver/transmitter supports EIAJ CP-340 (CP-1201), IEC-958, AES/EBU standards Left-justified, I²S, or right-justified serial data input with 16-, 18-, 20- or 24-bit word widths (transmitter)
- 4 independent asynchronous sample rate converters (SRC). Each converter has separate serial input and output ports, a de-emphasis filter providing up to –140 dB SNR performance, stereo sample rate converter and supports left-justified, I²S, TDM, and right-justified modes and 24-, 20-, 18-, and 16-audio data word lengths
- **Pulse-width modulation provides:**
 - 16 PWM outputs configured as four groups of four outputs supports center-aligned or edge-aligned PWM waveforms
- **ROM-based security features include:**
 - JTAG access to memory permitted with a 64-bit key
 Protected memory regions that can be assigned to limit
 access under program control to sensitive code
- PLL has a wide variety of software and hardware multiplier/divider ratios
- Dual voltage: 3.3 V I/O, 1.2 V or 1.3 V core
- Available in 256-ball BGA_ED and 208-lead LQFP_EP packages (see Ordering Guide on Page 55)

TABLE OF CONTENTS

Revision History
General Description
Core Architecture
Memory Architecture
External Memory
Input/Output Features
System Design
Development Tools
Additional Information
Pin Function Descriptions
Data Modes
Boot Modes
Core Instruction Rate to CLKIN Ratio Modes
Specifications
Operating Conditions
Electrical Characteristics
Package Information
ESD Caution
Maximum Power Dissipation
Absolute Maximum Ratings
Timing Specifications
Output Drive Currents
Test Conditions
Capacitive Loading
Thermal Characteristics
256-Ball BGA_ED Pinout
208-Lead LQFP_EP Pinout
Package Dimensions
Surface-Mount Design54
Ordering Guide

REVISION HISTORY

1/08—Rev. B to Rev. C

All outstanding document errata from the previous revision of this data sheet has been corrected.

GENERAL DESCRIPTION

The ADSP-21367/ADSP-21368/ADSP-21369 SHARC® processors are members of the SIMD SHARC family of DSPs that feature Analog Devices' Super Harvard Architecture. These processors are source code-compatible with the ADSP-2126x and ADSP-2116x DSPs as well as with first generation ADSP-2106x SHARC processors in SISD (single-instruction, single-data) mode. The processors are 32-bit/40-bit floating-point processors optimized for high performance automotive audio applications with its large on-chip SRAM, and mask programmable ROM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital audio interface (DAI).

As shown in the functional block diagram on Page 1, the processors use two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. Fabricated in a state-of-the-art, high speed, CMOS process, the ADSP-21367/ADSP-21368/ADSP-21369 processors achieve an instruction cycle time of up to 2.5 ns at 400 MHz. With its SIMD computational hardware, the processors can perform 2.4G FLOPS running at 400 MHz.

Table 1 shows performance benchmarks for these devices.

Table 1. Processor Benchmarks (at 400 MHz)

Benchmark Algorithm	Speed (at 400 MHz)
1024 Point Complex FFT (Radix 4, with reversal)	23.2 μs
FIR Filter (per tap) ¹	1.25 ns
IIR Filter (per biquad) ¹	5.0 ns
Matrix Multiply (pipelined)	
$[3\times3]\times[3\times1]$	11.25 ns
$[4\times4]\times[4\times1]$	20.0 ns
Divide (y/x)	8.75 ns
Inverse Square Root	13.5 ns

¹ Assumes two files in multichannel SIMD mode.

The ADSP-21367/ADSP-21368/ADSP-21369 continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features.

The block diagram of the ADSP-21368 on Page 1 illustrates the following architectural features:

- Two processing elements, each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core at every core processor cycle
- Three programmable interval timers with PWM generation, PWM capture/pulse width measurement, and external event counter capabilities

- On-chip SRAM (2M bit)
- On-chip mask-programmable ROM (6M bit)
- JTAG test access port

The block diagram of the ADSP-21368 on Page 1 also illustrates the following architectural features:

- DMA controller
- Eight full-duplex serial ports
- Digital audio interface that includes four precision clock generators (PCG), an input data port (IDP), an S/PDIF receiver/transmitter, eight channels asynchronous sample rate converters, eight serial ports, a 16-bit parallel input port (PDAP), a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes three timers, an I²C[®] interface, two UARTs, two serial peripheral interfaces (SPI), and a flexible signal routing unit (DPI SRU).

CORE ARCHITECTURE

The ADSP-21367/ADSP-21368/ADSP-21369 are code compatible at the assembly level with the ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-21367/ADSP-21368/ADSP-21369 processors share architectural features with the ADSP-2126x and ADSP-2116x SIMD SHARC processors, as detailed in the following sections.

SIMD Computational Engine

The processors contain two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. When this mode is enabled, the same instruction is executed in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

Entering SIMD mode also has an effect on the way data is transferred between memory and the processing elements. When in SIMD mode, twice the data bandwidth is required to sustain computational operation in the processing elements. Because of this requirement, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each access of memory or the register file.

Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle. The three units within each processing element are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel

ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

Data Register File

A general-purpose data register file is contained in each processing element. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the ADSP-2136x enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

Single-Cycle Fetch of Instruction and Four Operands

The ADSP-21367/ADSP-21368/ADSP-21369 feature an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1 on Page 1). With separate program and data memory buses and on-chip instruction cache, the processors can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.

Instruction Cache

The processors include an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full-speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

Data Address Generators with Zero-Overhead Hardware Circular Buffer Support

The ADSP-21367/ADSP-21368/ADSP-21369 have two data address generators (DAGs). The DAGs are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21367/ADSP-21368/ADSP-21369 can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory—all in a single instruction.

MEMORY ARCHITECTURE

The ADSP-21367/ADSP-21368/ADSP-21369 processors add the following architectural features to the SIMD SHARC family core.

On-Chip Memory

The processors contain two megabits of internal RAM and six megabits of internal mask-programmable ROM. Each block can be configured for different combinations of code and data storage (see Table 2 on Page 6). Each memory block supports single-cycle, independent accesses by the core processor and I/O processor. The memory architecture, in combination with its separate on-chip buses, allows two data transfers from the core and one from the I/O processor, in a single cycle.

The SRAM can be configured as a maximum of 64k words of 32-bit data, 128k words of 16-bit data, 42k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to two megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that can be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

EXTERNAL MEMORY

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The 32-bit wide bus can be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices and DIMMs (dual inline memory module), while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types. NonSDRAM external memory address space is shown in Table 3.

SDRAM Controller

The SDRAM controller provides an interface of up to four separate banks of industry-standard SDRAM devices or DIMMs, at speeds up to $f_{\text{SCI.K}}$. Fully compliant with the SDRAM standard, each bank has its own memory select line ($\overline{\text{MS0}}$ – $\overline{\text{MS3}}$), and can be configured to contain between 16M bytes and 128M bytes of memory. SDRAM external memory address space is shown in Table 4.

Table 2. Internal Memory Space ¹

IOP Registers 0x0000 0000-0x0003 FFFF					
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)		
Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)		
0x0004 0000–0x0004 BFFF	0x0008 0000–0x0008 FFFF	0x0008 0000–0x0009 7FFF	0x0010 0000–0x0012 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0004 F000–0x0004 FFFF	0x0009 4000–0x0009 FFFF	0x0009 E000–0x0009 FFFF	0x0013 C000–0x0013 FFFF		
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM		
0x0004 C000–0x0004 EFFF	0x0009 0000–0x0009 3FFF	0x0009 8000–0x0009 DFFF	0x0013 0000–0x0013 BFFF		
Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)		
0x0005 0000–0x0005 BFFF	0x000A 0000–0x000A FFFF	0x000A 0000–0x000B 7FFF	0x0014 0000–0x0016 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0005 F000–0x0005 FFFF	0x000B 4000–0x000B FFFF	0x000B E000–0x000B FFFF	0x0017 C000–0x0017 FFFF		
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM		
0x0005 C000–0x0005 EFFF	0x000B 0000–0x000B 3FFF	0x000B 8000–0x000B DFFF	0x0017 0000–0x0017 BFFF		
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM		
0x0006 0000–0x0006 0FFF	0x000C 0000–0x000C 1554	0x000C 0000–0x000C 1FFF	0x0018 0000–0x0018 3FFF		
Reserved	Reserved	Reserved	Reserved		
0x0006 1000– 0x0006 FFFF	0x000C 1555–0x000C 3FFF	0x000C 2000–0x000D FFFF	0x0018 4000–0x001B FFFF		
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM		
0x0007 0000–0x0007 0FFF	0x000E 0000–0x000E 1554	0x000E 0000–0x000E 1FFF	0x001C 0000–0x001C 3FFF		
Reserved	Reserved	Reserved	Reserved		
0x0007 1000–0x0007 FFFF	0x000E 1555–0x000F FFFF	0x000E 2000–0x000F FFFF	0x001C 4000–0x001F FFFF		

¹The ADSP-21368 and ADSP-21369 processors include a customer-definable ROM block. Please contact your Analog Devices sales representative for additional details.

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. The memory banks can be configured as either 32 bits wide for maximum performance and bandwidth or 16 bits wide for minimum device count and lower system cost.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF load. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Table 3. External Memory for NonSDRAM Addresses

Bank	Size in Words	Address Range
Bank 0	14M	0x0020 0000-0x00FF FFFF
Bank 1	16M	0x0400 0000-0x04FF FFFF
Bank 2	16M	0x0800 0000-0x08FF FFFF
Bank 3	16M	0x0C00 0000-0x0CFF FFFF

Table 4. External Memory for SDRAM Addresses

Bank	Size in Words	Address Range
Bank 0	62M	0x0020 0000-0x03FF FFFF
Bank 1	64M	0x0400 0000-0x07FF FFFF
Bank 2	64M	0x0800 0000-0x0BFF FFFF
Bank 3	64M	0x0C00 0000-0x0FFF FFFF

Asynchronous Controller

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, ROM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 14M word window and Banks 1, 2, and 3 occupy a 16M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic. The banks can also be configured as 8-bit, 16-bit, or 32-bit wide buses for ease of interfacing to a range of memories and I/O devices tailored either to high performance or to low cost and power.

The asynchronous memory controller is capable of a maximum throughput of 220 Mbps using a 55 MHz external bus speed. Other features include 8-bit to 32-bit and 16-bit to 32-bit packing and unpacking, booting from Bank Select 1, and support for delay line DMA.

Shared External Memory

The ADSP-21368 processor supports connecting to common shared external memory with other ADSP-21368 processors to create shared external bus processor systems. This support includes:

- Distributed, on-chip arbitration for the shared external bus
- · Fixed and rotating priority bus arbitration
- Bus time-out logic
- · Bus lock

Multiple processors can share the external bus with no additional arbitration logic. Arbitration logic is included on-chip to allow the connection of up to four processors.

Bus arbitration is accomplished through the $\overline{BR1-4}$ signals and the priority scheme for bus arbitration is determined by the setting of the RPBA pin. Table 5 on Page 12 provides descriptions of the pins used in multiprocessor systems.

INPUT/OUTPUT FEATURES

The I/O processor provides 34 channels of DMA, as well as an extensive set of peripherals. These include a 20-pin digital audio interface which controls:

- · Eight serial ports
- S/PDIF receiver/transmitter
- · Four precision clock generators
- Four stereo sample rate converters
- Input data port/parallel data acquisition port

The processors also contain a 14-pin digital peripheral interface which controls:

- Three general-purpose timers
- Two serial peripheral interfaces
- Two universal asynchronous receiver/transmitters (UARTs)
- A 2-wire interface (I²C-compatible)

DMA Controller

The processor's on-chip DMA controller allows data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the processor's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the parallel data acquisition port (PDAP), or the UART. Thirty-four channels of DMA are available on the ADSP-21367/ADSP-21368/ADSP-21369—16 via the serial ports, eight via the input data port, four for the UARTs, two for

the SPI interface, two for the external port, and two for memory-to-memory transfers. Programs can be downloaded to the processors using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers, and DMA chaining for automatic linked DMA transfers.

Delay Line DMA

The ADSP-21367/ADSP-21368/ADSP-21369 processors provide delay line DMA functionality. This allows processor reads and writes to external delay line buffers (in external memory, SRAM, or SDRAM) with limited core interaction.

Digital Audio and Digital Peripheral Interfaces (DAI/DPI)

The digital audio and digital peripheral interfaces (DAI and DPI) provide the ability to connect various peripherals to any of the DSP's DAI or DPI pins (DAI_P20-1 and DPI_P14-1).

Programs make these connections using the signal routing units (SRU1 and SRU2), shown in Figure 1.

The SRUs are matrix routing units (or group of multiplexers) that enable the peripherals provided by the DAI and DPI to be interconnected under software control. This allows easy use of the associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI and DPI also include eight serial ports, an S/PDIF receiver/transmitter, four precision clock generators (PCG), eight channels of synchronous sample rate converters, and an input data port (IDP). The IDP provides an additional input path to the processor core, configurable as either eight channels of I²S serial data or as seven channels plus a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

For complete information on using the DAI and DPI, see the *ADSP-21368 SHARC Processor Hardware Reference*.

Serial Ports

The processors feature eight synchronous serial ports (SPORTs) that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports are enabled via 16 programmable and simultaneous receive or transmit pins that support up to 32 transmit or 32 receive channels of audio data when all eight SPORTs are enabled, or eight full duplex TDM streams of 128 channels per frame.

The serial ports operate at a maximum data rate of 50 Mbps. Serial port data can be automatically transferred to and from on-chip memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard DSP serial mode
- Multichannel (TDM) mode with support for packed I²S mode
- I²S mode
- Packed I²S mode
- · Left-justified sample pair mode

Left-justified sample pair mode is a mode where in each frame sync cycle two samples of data are transmitted/received—one sample on the high segment of the frame sync, the other on the low segment of the frame sync. Programs have control over various attributes of this mode.

Each of the serial ports supports the left-justified sample pair and $\rm I^2S$ protocols ($\rm I^2S$ is an industry-standard interface commonly used by audio codecs, ADCs, and DACs such as the Analog Devices AD183x family), with two data pins, allowing four left-justified sample pair or $\rm I^2S$ channels (using two stereo devices) per serial port, with a maximum of up to 32 $\rm I^2S$ channels. The serial ports permit little-endian or big-endian transmission formats and word lengths selectable from 3 bits to 32 bits. For the left-justified sample pair and $\rm I^2S$ modes, dataword lengths are selectable between 8 bits and 32 bits. Serial ports offer selectable synchronization and transmit modes as well as optional μ -law or A-law companding selection on a per channel basis. Serial port clocks and frame syncs can be internally or externally generated.

The serial ports also contain frame sync error detection logic where the serial ports detect frame syncs that arrive early (for example, frame syncs that arrive while the transmission/reception of the previous word is occurring). All the serial ports also share one dedicated error interrupt.

S/PDIF-Compatible Digital Audio Receiver/Transmitter and Synchronous/Asynchronous Sample Rate Converter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I²S, or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources such as the SPORTs, external pins, the precision clock generators (PCGs), or the sample rate converters (SRC) and are controlled by the SRU control registers.

The sample rate converter (SRC) contains four SRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The SRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

Digital Peripheral Interface (DPI)

The digital peripheral interface provides connections to two serial peripheral interface ports (SPI), two universal asynchronous receiver-transmitters (UARTs), a 2-wire interface (TWI), 12 flags, and three general-purpose timers.

Serial Peripheral (Compatible) Interface

The processors contain two serial peripheral interface ports (SPIs). The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI-compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multimaster environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The ADSP-21367/ ADSP-21368/ADSP-21369 SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPI-compatible port uses open-drain drivers to support a multimaster configuration and to avoid data contention.

UART Port

The processors provide a full-duplex universal asynchronous receiver/transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for five data bits to eight data bits, one stop bit or two stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O-mapped UART registers.
 The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

The UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

- Supporting bit rates ranging from ($f_{SCLK}/1,048,576$) to ($f_{SCLK}/16$) bits per second.
- Supporting data formats from 7 bits to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

Where the 16-bit UART_Divisor comes from the DLH register (most significant eight bits) and DLL register (least significant eight bits).

In conjunction with the general-purpose timer functions, autobaud detection is supported.

Timers

The ADSP-21367/ADSP-21368/ADSP-21369 have a total of four timers: a core timer that can generate periodic software interrupts and three general-purpose timers that can generate periodic interrupts and be independently set to operate in one of three modes:

- · Pulse waveform generation mode
- Pulse width count/capture mode
- External event watchdog mode

The core timer can be configured to use FLAG3 as a timer expired signal, and each general-purpose timer has one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables all three general-purpose timers independently.

2-Wire Interface Port (TWI)

The TWI is a bidirectional 2-wire serial bus used to move 8-bit data while maintaining compliance with the I²C bus protocol. The TWI master incorporates the following features:

- Simultaneous master and slave operation on multiple device systems with support for multimaster data arbitration
- · Digital filtering and timed event processing
- 7-bit and 10-bit addressing
- 100 kbps and 400 kbps data rates
- Low interrupt rate

Pulse-Width Modulation

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in non-paired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs each. Therefore, this module generates 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single update mode or double update mode. In single update mode, the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double update mode, a second updating of the PWM registers is implemented

at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in 3-phase PWM inverters.

ROM-Based Security

The ADSP-21367/ADSP-21368/ADSP-21369 have a ROM security feature that provides hardware support for securing user software code by preventing unauthorized reading from the internal code when enabled. When using this feature, the processor does not boot-load any external code, executing exclusively from internal SRAM/ROM. Additionally, the processor is not freely accessible via the JTAG port. Instead, a unique 64-bit key, which must be scanned in through the JTAG or test access port will be assigned to each customer. The device will ignore a wrong key. Emulation features and external boot modes are only available after the correct key is scanned.

SYSTEM DESIGN

The following sections provide an introduction to system design options and power supply issues.

Program Booting

The internal memory of the processors can be booted up at system power-up from an 8-bit EPROM via the external port, an SPI master or slave, or an internal boot. Booting is determined by the boot configuration (BOOT_CFG1-0) pins (see Table 7 on Page 15). Selection of the boot source is controlled via the SPI as either a master or slave device, or it can immediately begin executing from ROM.

Power Supplies

The processors have separate power supply connections for the internal (V_{DDINT}), external (V_{DDEXT}), and analog ($A_{\text{VDD}}/A_{\text{VSS}}$) power supplies. The internal and analog supplies must meet the 1.3 V requirement for the 400 MHz device and 1.2 V for the 333 MHz and 266 MHz devices. The external supply must meet the 3.3 V requirement. All external supply pins must be connected to the same power supply.

Note that the analog supply pin (A_{VDD}) powers the processor's internal clock generator PLL. To produce a stable clock, it is recommended that PCB designs use an external filter circuit for the A_{VDD} pin. Place the filter components as close as possible to the A_{VDD}/A_{VSS} pins. For an example circuit, see Figure 2. (A recommended ferrite chip is the muRata BLM18AG102SN1D). To reduce noise coupling, the PCB should use a parallel pair of power and ground planes for V_{DDINT} and GND. Use wide traces to connect the bypass capacitors to the analog power (A_{VDD}) and ground (A_{VSS}) pins. Note that the A_{VDD} and A_{VSS} pins specified in Figure 2 are inputs to the processor and not the analog ground plane on the board—the A_{VSS} pin should connect directly to digital ground (GND) at the chip.




Figure 2. Analog Power (A_{VDD}) Filter Circuit

Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-21367/ ADSP-21368/ADSP-21369 processors to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices' SHARC DSP Tools product line of JTAG emulator operation, see the appropriate "Emulator Hardware User's Guide."

DEVELOPMENT TOOLS

The processors are supported with a complete set of CROSS-CORE® software and hardware development tools, including Analog Devices emulators and VisualDSP++® development environment. The same emulator hardware that supports other SHARC processors also fully emulates the ADSP-21367/ADSP-21368/ADSP-21369.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ runtime library that includes DSP and mathematical functions. A key point for these tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to DSP assembly. The SHARC has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the real-time characteristics of the program. Essentially, the

developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- · Insert breakpoints
- Set conditional breakpoints on registers, memory, and stacks
- Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- · Perform source level debugging
- Create custom debugger windows

The VisualDSP++ IDDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the SHARC development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits programmers to:

- Control how the development tools process inputs and generate outputs
- Maintain a one-to-one correspondence with the tool's command line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively, eliminating the need to start from the very beginning, when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

VisualDSP++ Component Software Engineering (VCSE) is Analog Devices' technology for creating, using, and reusing software components (independent modules of substantial functionality) to quickly and reliably assemble software applications. The user can download components from the Web, drop them into the application, and publish component archives from within VisualDSP++. VCSE supports component implementation in C/C++ or assembly language.

Use the Expert Linker to visually manipulate the placement of code and data on the embedded system. View memory utilization in a color-coded graphical form, easily move code and data to different areas of the processor or external memory with a drag of the mouse and examine runtime stack and heap usage. The expert linker is fully compatible with the existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC processor PC plug-in cards. Thirdparty software tools include DSP libraries, real-time operating systems, and block diagram design tools.

Designing an Emulator-Compatible DSP Board (Target)

The Analog Devices family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG test access port (TAP) on each JTAG DSP. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

Evaluation Kit

Analog Devices offers a range of EZ-KIT Lite® evaluation platforms to use as a cost-effective method to learn more about developing or prototyping applications with Analog Devices processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board flash device to store user-specific boot code, enabling the board to run as a standalone unit without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom-defined system. Connecting one of Analog Devices JTAG emulators to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-21367/ADSP-21368/ADSP-21369 architecture and functionality. For detailed information on the ADSP-2136x family core architecture and instruction set, refer to the ADSP-21368 SHARC Processor Hardware Reference and the ADSP-2136x/ADSP-2137x SHARC Processor Programming Reference.

PIN FUNCTION DESCRIPTIONS

The following symbols appear in the Type column of Table 5: A = asynchronous, G = ground, I = input, O = output, O/T = output three-state, P = power supply, S = synchronous, (A/D) = active drive, (O/D) = open-drain, (pd) = pull-down resistor, (pu) = pull-up resistor.

The ADSP-21367/ADSP-21368/ADSP-21369 SHARC processors use extensive pin multiplexing to achieve a lower pin count. For complete information on the multiplexing scheme, see the *ADSP-21368 SHARC Processor Hardware Reference*, "System Design" chapter.

Table 5. Pin List

Name	Туре	State During/ After Reset (ID = 00x)	Description
ADDR ₂₃₋₀	O/T (pu) ¹	Pulled high/ driven low	External Address. The processors output addresses for external memory and peripherals on these pins.
DATA ₃₁₋₀	I/O (pu) ¹	Pulled high/ pulled high	External Data. Data pins can be multiplexed to support external memory interface data (I/O), the PDAP (I), FLAGS (I/O), and PWM (O). After reset, all DATA pins are in EMIF mode and FLAG(0-3) pins are in FLAGS mode (default). When configured using the IDP_PDAP_CTL register, IDP Channel 0 scans the DATA ₃₁₋₈ pins for parallel input data.
DAI _P ₂₀₋₁	I/O with programmable pu ²	Pulled high/ pulled high	Digital Audio Interface . These pins provide the physical interface to the DAI SRU. The DAI SRU configuration registers define the combination of on-chip audiocentric peripheral inputs or outputs connected to the pin, and to the pin's output enable. The configuration registers then determines the exact behavior of the pin. Any input or output signal present in the DAI SRU may be routed to any of these pins. The DAI SRU provides the connection from the serial ports (8), the SRC module, the S/PDIF module, input data ports (2), and the precision clock generators (4), to the DAI_P20-1 pins. Pull-ups can be disabled via the DAI_PIN_PULLUP register.
DPI _P ₁₄₋₁	I/O with programmable pu ²	Pulled high/ pulled high	Digital Peripheral Interface. These pins provide the physical interface to the DPI SRU. The DPI SRU configuration registers define the combination of on-chip peripheral inputs or outputs connected to the pin and to the pin's output enable. The configuration registers of these peripherals then determines the exact behavior of the pin. Any input or output signal present in the DPI SRU may be routed to any of these pins. The DPI SRU provides the connection from the timers (3), SPIs (2), UARTs (2), flags (12) TWI (1), and general-purpose I/O (9) to the DPI_P14-1 pins. The TWI output is an open-drain output—so the pins used for I ² C data and clock should be connected to logic level 0. Pull-ups can be disabled via the DPI_PIN_PULLUP register.
ACK	I (pu) ¹		Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
RD	O/T (pu) ¹	Pulled high/ driven high	External Port Read Enable. $\overline{\text{RD}}$ is asserted whenever the processors read a word from external memory.
WR	O/T (pu) ¹	Pulled high/ driven high	External Port Write Enable. WR is asserted when the processors write a word to external memory.
SDRAS	O/T (pu) ¹	Pulled high/ driven high	SDRAM Row Address Strobe. Connect to SDRAM's RAS pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.
SDCAS	O/T (pu) ¹	Pulled high/ driven high	SDRAM Column Address Select. Connect to SDRAM's CAS pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.

Table 5. Pin List

Name	Туре	State During/ After Reset (ID = 00x)	Description			
SDWE	O/T (pu) ¹	Pulled high/ driven high	SDRAM Write Enable. Connect to SDRAM's WE or W buffer pin.			
SDCKE	O/T (pu) ¹	Pulled high/ driven high	SDRAM Clock Enable. Connect to SDRAM's CKE pin. Enables and disables the CLK signal. For details, see the data sheet supplied with the SDRAM device.			
SDA10	O/T (pu) ¹	Pulled high/ driven low	SDRAM A10 Pin. Enables applications to refresh an SDRAM in parallel with SDRAM accesses. This pin replaces the DSP's A10 pin only during SDRAM accesses.			
SDCLK0	О/Т	High-Z/driving	SDRAM Clock Output 0. Clock driver for this pin differs from all other clock drivers. See Figure 38 on Page 46.			
SDCLK1	О/Т		SDRAM Clock Output 1. Additional clock for SDRAM devices. For systems with multiple SDRAM devices, handles the increased clock load requirements, eliminating need of off-chip clock buffers. Either SDCLK1 or both SDCLKx pins can be three-stated. Clock driver for this pin differs from all other clock drivers. See Figure 38 on Page 46. The SDCLK1 signal is only available on the SBGA package. SDCLK1 is not available on the LQFP_EP package.			
MS ₀₋₁	O/T (pu) ¹	Pulled high/ driven high	Memory Select Lines 0–1. These lines are asserted (low) as chip selects for the corresponding banks of external memory. The $\overline{\text{MS}}_{3\cdot0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring, the $\overline{\text{MS}}_{3\cdot0}$ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. The $\overline{\text{MS}}_1$ pin can be used in EPORT/FLASH boot mode. See the hardware reference for more information.			
FLAG[0]/IRQ0	I/O	High-Z/high-Z	FLAGO/Interrupt Request 0.			
FLAG[1]/IRQ1	I/O	High-Z/high-Z	FLAG1/Interrupt Request 1.			
FLAG[2]/IRQ2/ MS ₂	I/O with programmable pu (for MS mode)	High-Z/high-Z	FLAG2/Interrupt Request 2/Memory Select 2.			
FLAG[3]/TIMEXP/ MS ₃	I/O with programmable pu (for MS mode)	High-Z/high-Z	FLAG3/Timer Expired/Memory Select 3.			
TDI	I (pu)		Test Data Input (JTAG). Provides serial data for the boundary scan logic.			
TDO	О/Т		Test Data Output (JTAG). Serial scan output of the boundary scan path.			
TMS	l (pu)		Test Mode Select (JTAG). Used to control the test state machine.			
TCK	I		Test Clock (JTAG). Provides a clock for JTAG boundary scan. TCK must be asserted (pulsed low) after power-up, or held low for proper operation of the processor			
TRST	I (pu)		Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the processor.			
EMU	O/T (pu)		Emulation Status. Must be connected to the ADSP-21367/ADSP-21368/ ADSP-21369 Analog Devices DSP Tools product line of JTAG emulator target board connectors only.			

Table 5. Pin List

Name	Туре	State During/ After Reset (ID = 00x)	Description
CLK_CFG ₁₋₀	1		Core/CLKIN Ratio Control. These pins set the start-up clock frequency. See Table 8 for a description of the clock configuration modes. Note that the operating frequency can be changed by programming the PLL multiplier and divider in the PMCTL register at any time after the core comes out of reset.
BOOT_CFG ₁₋₀	I		Boot Configuration Select. These pins select the boot mode for the processor. The BOOT_CFG pins must be valid before reset is asserted. See Table 7 for a description of the boot modes.
RESET	I		Processor Reset. Resets the processor to a known state. Upon deassertion, there is a 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins program execution from the hardware reset vector address. The RESET input must be asserted (low) at power-up.
XTAL	0		Crystal Oscillator Terminal. Used in conjunction with CLKIN to drive an external crystal.
CLKIN	I		Local Clock In. Used with XTAL. CLKIN is the processor's clock input. It configures the processors to use either its internal clock generator or an external clock source. Connecting the necessary components to CLKIN and XTAL enables the internal clock generator. Connecting the external clock to CLKIN while leaving XTAL unconnected configures the processor to use an external clock such as an external clock oscillator. CLKIN may not be halted, changed, or operated below the specified frequency.
RESETOUT/ CLKOUT	О/Т	Driven low/ driven high	Reset Out/Local Clock Out. Reset out provides a 4096 cycle delay that allows the PLL to lock. This pin can also be configured as a CLKOUT signal to clock synchronous peripherals and memory. The functionality can be switched between the PLL output clock and reset out by setting Bit 12 of the PMCTL register. The default is reset out.
BR ₄₋₁	I/O (pu) ¹	Pulled high/ pulled high	External Bus Request. Used by the ADSP-21368 processor to arbitrate for bus mastership. A processor only drives its own \overline{BR}_x line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a system with less than four processors, the unused \overline{BR}_x pins should be tied high; the processor's own \overline{BR}_x line must not be tied high or low because it is an output.
ID ₂₋₀	I (pd)		Processor ID. Determines which bus request (\overline{BR}_{4-1}) is used by the ADSP-21368 processor. ID = 001 corresponds to \overline{BR}_1 , ID = 010 corresponds to \overline{BR}_2 , and so on. Use ID = 000 or 001 in single-processor systems. These lines are a system configuration selection that should be hardwired or only changed at reset. ID = 101,110, and 111 are reserved.
RPBA	I (pu) ¹		Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for the ADSP-21368 external bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every processor in the system.

¹The pull-up is always enabled on the ADSP-21367 and ADSP-21369 processors. The pull-up on the ADSP-21368 processor is only enabled on the processor with $ID_{2-0} = 00x$

DATA MODES

The upper 32 data pins of the external memory interface are muxed (using bits in the SYSCTL register) to support the external memory interface data (input/output), the PDAP (input only), the FLAGS (input/output), and the PWM channels (output). Table 6 provides the pin settings.

Table 6. Function of Data Pins

Data Pin Mode	DATA31-16	DATA15-8	DATA7-0		
000	EPDATA32-0				
001	FLAGS/PWM15-0 ¹	EPD	ATA15-0		
010	FLAGS/PWM15-0 ¹	EPDATA7-0			
011	FLAGS/PWM15-0 ¹ FLAGS15-0		GS15-0		
100	PDAP (DATA + CTRL)	EPDATA7-0			
101	PDAP (DATA + CTRL)	FLAGS7-0			
110	Reserved				
111	Three-state all pins				

¹These signals can be FLAGS or PWM or a mix of both. However, they can be selected only in groups of four. Their function is determined by the control signals FLAGS/PWM_SEL. For more information, see the ADSP-21368 SHARC Processor Hardware Reference.

BOOT MODES

Table 7. Boot Mode Selection

BOOT_CFG1-0	Booting Mode
00	SPI Slave Boot
01	SPI Master Boot
10	EPROM/FLASH Boot
11	Reserved

CORE INSTRUCTION RATE TO CLKIN RATIO MODES

For details on processor timing, see Timing Specifications and Figure 4 on Page 18.

Table 8. Core Instruction Rate/CLKIN Ratio Selection

CLK_CFG1-0	Core to CLKIN Ratio
00	6:1
01	32:1
10	16:1
11	Reserved

SPECIFICATIONS

OPERATING CONDITIONS

		400 MHz		333 MHz		266 MHz		
Parameter ¹	Description	Min	Max	Min	Max	Min	Max	Unit
V _{DDINT}	Internal (Core) Supply Voltage	1.25	1.35	1.14	1.26	1.14	1.26	V
A_{VDD}	Analog (PLL) Supply Voltage	1.25	1.35	1.14	1.26	1.14	1.26	V
V_{DDEXT}	External (I/O) Supply Voltage	3.13	3.47	3.13	3.47	3.13	3.47	V
V_{IH}^{2}	High Level Input Voltage @ VDDEXT = Max	2.0	$V_{DDEXT} + 0.5$	2.0	$V_{DDEXT} + 0.5$	2.0	$V_{DDEXT} + 0.5$	V
$V_{\rm IL}^2$	Low Level Input Voltage @ V _{DDEXT} = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V
$V_{\text{IH_CLKIN}}^{3}$	High Level Input Voltage @ VDDEXT = Max	1.74	$V_{DDEXT} + 0.5$	1.74	$V_{DDEXT} + 0.5$	1.74	$V_{DDEXT} + 0.5$	V
$V_{\text{IL_CLKIN}}^{3}$	Low Level Input Voltage @ V _{DDEXT} = Min	-0.5	+1.1	-0.5	+1.1	-0.5	+1.1	V
T _J	Junction Temperature 208-Lead LQFP_EP @ T _{AMBENT} 0°C to 70°C	NA	NA	0	110	0	110	°C
T _J	Junction Temperature 208-Lead LQFP_EP @ T _{AMBIENT} -40°C to +85°C	NA	NA	-40	+120	-40	+120	°C
T _J	Junction Temperature 256-Ball BGA_ED @ T _{AMBIENT} 0°C to 70°C	0	95	0	105	NA	NA	°C
T _J	Junction Temperature 256-Ball BGA_ED @ T _{AMBIENT} -40°C to +85°C	NA	NA	0	105	NA	NA	°C

¹ Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS

Parameter ¹	Description	Test Conditions	Min	Тур	Max	Unit
V _{OH} ²	High Level Output Voltage	@ $V_{DDEXT} = Min, I_{OH} = -1.0 \text{ mA}^3$	2.4			V
V_{OL}^{2}	Low Level Output Voltage	@ $V_{DDEXT} = Min, I_{OL} = 1.0 \text{ mA}^3$			0.4	V
I _{IH} 4, 5	High Level Input Current	$@V_{DDEXT} = Max, V_{IN} = V_{DDEXT} Max$			10	μΑ
I _{IL} ^{4, 6, 7}	Low Level Input Current	$@V_{DDEXT} = Max, V_{IN} = 0 V$			10	μΑ
I _{IHPD} 6	High Level Input Current Pull-Down	$@V_{DDEXT} = Max, V_{IN} = 0 V$			250	μΑ
I _{ILPU} ⁵	Low Level Input Current Pull-Up	$@V_{DDEXT} = Max, V_{IN} = 0 V$			200	μΑ
I _{OZH} 8, 9	Three-State Leakage Current	$@V_{DDEXT} = Max, V_{IN} = V_{DDEXT} Max$			10	μΑ
I _{OZL} 8, 10	Three-State Leakage Current	$@V_{DDEXT} = Max, V_{IN} = 0 V$			10	μΑ
l _{ozlpu} 9	Three-State Leakage Current Pull-Up	$@V_{DDEXT} = Max, V_{IN} = 0 V$			200	μΑ
I _{DD-INTYP} 11	Supply Current (Internal)	$t_{CCLK} = 3.75 \text{ ns, } V_{DDINT} = 1.2 \text{ V, } 25^{\circ}\text{C}$		700		mA
		$t_{CCLK} = 3.00 \text{ ns}, V_{DDINT} = 1.2 \text{ V}, 25^{\circ}\text{C}$		900		mA
		$t_{CCLK} = 2.50 \text{ ns}, V_{DDINT} = 1.3 \text{ V}, 25^{\circ}\text{C}$		1100		mA
AI_{DD}^{12}	Supply Current (Analog)	$A_{VDD} = Max$			11	mA
C _{IN} 13, 14	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 1.3 \text{ V}$			4.7	pF

¹ Specifications subject to change without notice.

 $^{^2} Applies \ to \ input \ and \ bidirectional \ pins: \ DATAx, \ ACK, \ RPBA, \ \overline{BRx}, \ IDx, \ FLAGx, \ DAI_Px, \ DPI_Px, \ BOOT_CFGx, \ CLK_CFGx, \ \overline{RESET}, \ TCK, \ TMS, \ TDI, \ \overline{TRST}.$

³ Applies to input pin CLKIN.

² Applies to output and bidirectional pins: ADDRx, DATAx, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{MSx}}$, $\overline{\text{BRx}}$, FLAGx, DAI_Px, DPI_Px, $\overline{\text{SDRAS}}$, $\overline{\text{SDCAS}}$, $\overline{\text{SDWE}}$, SDCKE, SDA10, SDCLKx, $\overline{\text{EMU}}$, TDO, CLKOUT.

³ See Output Drive Currents on Page 46 for typical drive current capabilities.

⁴ Applies to input pins without internal pull-ups: BOOT_CFGx, CLK_CFGx, CLKIN, RESET, TCK.

⁵ Applies to input pins with internal pull-ups: ACK, RPBA, TMS, TDI, TRST.

⁶ Applies to input pins with internal pull-downs: IDx.

⁷ Applies to input pins with internal pull-ups disabled: ACK, RPBA.

⁸ Applies to three-statable pins without internal pull-ups: FLAGx, SDCLKx, TDO.

⁹ Applies to three-statable pins with internal pull-ups: ADDRx, DATAx, RD, WR, MSx, BRx, DAI_Px, DPI_Px, SDRAS, SDCAS, SDWE, SDCKE, SDA10, EMU.

 $^{^{10}} Applies to three-statable \ pins \ with \ internal \ pull-ups \ disabled: \ ADDRx, \ DATAx, \ \overline{RD}, \ \overline{WR}, \ \overline{MSx}, \ \overline{BRx}, \ DAI_Px, \ DPI_Px, \ \overline{SDRAS}, \ \overline{SDCAS}, \ \overline{SDWE}, \ SDCKE, \ SDA10$

¹¹See Estimating Power Dissipation for ADSP-21368 SHARC Processors (EE-321) for further information.

¹²Characterized, but not tested.

¹³Applies to all signal pins.

¹⁴Guaranteed, but not tested.

PACKAGE INFORMATION

The information presented in Figure 3 provides details about the package branding for the ADSP-21367/ADSP-21368/ ADSP-21369 processors. For a complete listing of product availability, see Ordering Guide on Page 55.



Figure 3. Typical Package Brand

Table 9. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Option (optional)
СС	See Ordering Guide
VVVVVX	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

MAXIMUM POWER DISSIPATION

See Engineer-to-Engineer Note (EE-299) for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see Thermal Characteristics on Page 48.

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in Table 10 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 10. Absolute Maximum Ratings

Parameter	Rating
Internal (Core) Supply Voltage (V _{DDINT})	-0.3 V to +1.5 V
Analog (PLL) Supply Voltage (A _{VDD})	–0.3 V to +1.5 V
External (I/O) Supply Voltage (V_{DDEXT})	-0.3 V to +4.6 V
Input Voltage	-0.5 V to +3.8 V
Output Voltage Swing	$-0.5 \text{ V to V}_{DDEXT} + 0.5 \text{ V}$
Load Capacitance	200 pF
Storage Temperature Range	−65°C to +150°C
Junction Temperature Under Bias	125°C

TIMING SPECIFICATIONS

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, and serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK_CFG1-0 pins (see Table 8 on Page 15). To determine switching frequencies for the serial ports, divide down the internal clock, using the programmable divider control of each port (DIVx for the serial ports).

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.

Note the definitions of various clock periods that are a function of CLKIN and the appropriate ratio control shown in Table 11 and Table 12.

In Table 11, CCLK is defined as:

 $f_{CCLK} = (2 \times PLLM \times f_{INPUT}) \div (2 \times PLLN)$

where:

 f_{CCLK} = CCLK frequency

PLLM = Multiplier value programmed

PLLN = Divider value programmed

Table 11. ADSP-21368 Clock Generation Operation

Timing Requirements	Description	Calculation
CLKIN	Input Clock	1/t _{ck}
CCLK	Core Clock	1/t _{CCLK}

Note the definitions of various clock periods shown in Table 12 which are a function of CLKIN and the appropriate ratio control shown in Table 11.

Table 12. Clock Periods

Timing	
Requirements	Description ¹
t _{CK}	CLKIN Clock Period
$t_{\scriptscriptstyleCCLK}$	(Processor) Core Clock Period
t _{PCLK}	(Peripheral) Clock Period = $2 \times t_{CCLK}$ Serial Port Clock Period = $(t_{CCLK}) \times SR$
t _{sclk}	Serial Port Clock Period = $(t_{CCLK}) \times SR$
t _{sdclk}	SDRAM Clock Period = $(t_{CCLK}) \times SDR$
t _{spiclk}	SPI Clock Period = $(t_{CCLK}) \times SPIR$

¹ where:

 $SR = serial\ port-to-core\ clock\ ratio\ (wide\ range,\ determined\ by\ SPORT\ CLKDIV\ bits\ in\ DIVx\ register)$

SPIR = SPI-to-core clock ratio (wide range, determined by SPIBAUD register setting)

SPICLK = SPI clock

 $\mbox{SDR} = \mbox{SDRAM-to-core clock}$ ratio (values determined by Bits 20–18 of the PMCTL register)

Figure 4 shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the ADSP-21368 SHARC Processor Hardware Reference and Managing the Core PLL on Third-Generation SHARC Processors (EE-290).

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet

reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See Figure 39 on Page 46 under Test Conditions for voltage reference levels.

Note that in the user application, the PLL multiplier value should be selected in such a way that the VCO frequency (f_{VCO}) never exceeds 800 MHz.

$$2 \times PLLM \times f_{INPUT} < 800$$

where:

 f_{VCO} is the VCO frequency.

PLLM is the multiplier value programmed.

 f_{INPUT} is the input frequency to the PLL in MHz.

 f_{INPUT} = CLKIN when the input divider is disabled and

 f_{INPUT} = CLKIN ÷ 2 when the input divider is enabled.

Switching Characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.




Figure 4. Core Clock and System Clock Relationship to CLKIN

Power-Up Sequencing

The timing requirements for processor start-up are given in Table 13.

Table 13. Power-Up Sequencing Timing Requirements (Processor Start-up)

Parameter		Min	Max	Unit
Timing Require	ements			
t _{rstvdd}	RESET Low Before V _{DDINT} /V _{DDEXT} On	0		ns
t _{IVDDEVDD}	V_{DDINT} On Before V_{DDEXT}	-50	+200	ms
t _{clkvdd} 1	CLKIN Valid After V _{DDINT} /V _{DDEXT} Valid	0	200	ms
t _{CLKRST}	CLKIN Valid Before RESET Deasserted	10 ²		μs
t _{PLLRST}	PLL Control Setup Before RESET Deasserted	20		μs
Switching Char	racteristic			
t _{CORERST}	Core Reset Deasserted After RESET Deasserted	$4096t_{CK} + 2t_{CCLK}^{3,4}$		

¹ Valid V_{DONNT}/V_{DOENT} assumes that the supplies are fully ramped to their 1.2 V rails and 3.3 V rails. Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

⁴ The 4096 cycle count depends on t_{srst} specification in Table 15. If setup time is not met, 1 additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.




Figure 5. Power-Up Sequencing

² Assumes a stable CLKIN signal, after meeting worst-case start-up timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for start-up time. Assume a 25 ms maximum oscillator start-up time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

³ Applies after the power-up sequence is complete. Subsequent resets require RESET to be held low a minimum of four CLKIN cycles in order to properly initialize and propagate default states at all I/O pins.

Clock Input

Table 14. Clock Input

		4	00 MHz	3	33 MHz	26	66 MHz	
Paramete	r	Min	Max	Min	Max	Min	Max	Unit
Timing Req	uirements							
\mathbf{t}_{CK}	CLKIN Period	15 ¹	100	18 ¹	100	22.5 ¹	100	ns
$t_{\scriptscriptstyleCKL}$	CLKIN Width Low	7.5 ¹	45	9 ¹	45	11.25 ¹	45	ns
\mathbf{t}_{CKH}	CLKIN Width High	7.5 ¹	45	9 ¹	45	11.25 ¹	45	ns
t_{CKRF}	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3	ns
t_{CCLK}^2	CCLK Period	2.5 ¹	10	3.0 ¹	10	3.75 ¹	10	ns
t _{CKJ} 3, 4	CLKIN Jitter Tolerance	-250	+250	-250	+250	-250	+250	ps

¹ Applies only for CLK_CFG1-0 = 00 and default values for PLL control bits in PMCTL.

⁴ Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.





Figure 6. Clock Input

Clock Signals

The processors can use an external clock or a crystal. See the CLKIN pin description in Table 5 on Page 12. Programs can configure the processor to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. Figure 7 shows the component connections used for a crystal operating in fundamental mode.

Note that the clock rate is achieved using a 25 MHz crystal and a PLL multiplier ratio 16:1 (CCLK:CLKIN achieves a clock speed of 400 MHz). To achieve the full core clock rate, programs need to configure the multiplier bits in the PMCTL register.



R2 SHOULD BE CHOSEN TO LIMIT CRYSTAL DRIVE POWER. REFER TO CRYSTAL MANUFACTURER'S SPECIFICATIONS

*TYPICAL VALUES

Figure 7. 400 MHz Operation (Fundamental Mode Crystal)

 $^{^2}$ Any changes to PLL control bits in the PMCTL register must meet core clock timing specification $t_{\text{\tiny CCLK}}$.

³ Actual input jitter should be combined with ac specifications for accurate timing analysis.

Reset

Table 15. Reset

Parameter		Min	Max	Unit
Timing Red	quirements			
$t_{\text{WRST}}^{}1}$	RESET Pulse Width Low	4t _{cK}		ns
t _{SRST}	RESET Setup Before CLKIN Low	8		ns

¹ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μs while $\overline{\text{RESET}}$ is low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).




Figure 8. Reset

Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as $\overline{IRQ0}$, $\overline{IRQ1}$, and $\overline{IRQ2}$ interrupts.

Table 16. Interrupts

Parameter		Min	Max	Unit
Timing Requiren	nent			
t _{IPW}	IRQx Pulse Width	$2 \times t_{PCLK} + 2$		ns




Figure 9. Interrupts

Core Timer

The following timing specification applies to FLAG3 when it is configured as the core timer (CTIMER).

Table 17. Core Timer

Paramete	er	Min	Max	Unit
Switching	Characteristic			
t_{WCTIM}	CTIMER Pulse Width	$4 \times t_{PCLK} - 1$		ns




Figure 10. Core Timer

Timer PWM_OUT Cycle Timing

The following timing specification applies to Timer0, Timer1, and Timer2 in PWM_OUT (pulse-width modulation) mode. Timer signals are routed to the DPI_P14-1 pins through the DPI SRU. Therefore, the timing specifications provided below are valid at the DPI_P14-1 pins.

Table 18. Timer PWM_OUT Timing

Parameter		Min	Мах	Unit
Switching Ch	naracteristic			
t _{PWMO}	Timer Pulse Width Output	$2 \times t_{PCLK} - 1.2$	$2\times(2^{31}-1)\times t_{PCLK}$	ns




Figure 11. Timer PWM_OUT Timing

Timer WDTH_CAP Timing

The following timing specification applies to Timer0, Timer1, and Timer2 in WDTH_CAP (pulse width count and capture) mode. Timer signals are routed to the DPI_P14-1 pins through the DPI SRU. Therefore, the timing specification provided below are valid at the DPI_P14-1 pins.

Table 19. Timer Width Capture Timing

Param	eter	Min	Max	Unit
Switchi	ing Characteristic			
t_{PWI}	Timer Pulse Width	$2 \times t_{PCLK}$	$2\times(2^{31}-1)\times t_{PCLK}$	ns




Figure 12. Timer Width Capture Timing

Pin to Pin Direct Routing (DAI and DPI)

For direct pin connections only (for example, DAI_PB01_I to DAI_PB02_O).

Table 20. DAI Pin to Pin Routing

Parameter		Min	Max	Unit
Timing Requiren	nent			
t _{DPIO}	Delay DAI Pin Input Valid to DAI Output Valid	1.5	12	ns




Figure 13. DAI Pin to Pin Direct Routing

Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's

inputs and outputs are not directly routed to/from DAI pins (via pin buffers) there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI_P01-20).

Table 21. Precision Clock Generator (Direct Pin Routing)

Paramet	ter	Min	Max	Unit
Timing R	equirements			
$t_{\scriptscriptstylePCGIP}$	Input Clock Period	20		ns
$\mathbf{t}_{\text{STRIG}}$	PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5		ns
$\mathbf{t}_{\text{HTRIG}}$	PCG Trigger Hold After Falling Edge of PCG Input Clock	3		ns
Switchin	g Characteristics			
t _{DPCGIO}	PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	10	ns
t _{dtrigclk}	PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$10 + (2.5 \times t_{PCGIP})$	ns
t _{DTRIGFS}	PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 - PH) \times t_{PCGIP})$	$10 + ((2.5 - PH) \times t_{PCGIP})$	ns
t_{PCGOW}^{1}	Output Clock Period	$2 \times t_{PCGIP} - 1$		ns

 $PH = FSxPHASE. For more information, see the \textit{ADSP-2136x SHARC Processor Hardware Reference for the ADSP-21368 Processor, "Precision Clock Generators" chapter.$

¹ In normal mode.




Figure 14. Precision Clock Generator (Direct Pin Routing)

Flags

The timing specifications provided below apply to the FLAG3–0 and DPI_P14–1 pins, and the serial peripheral interface (SPI). See Table 5 on Page 12 for more information on flag use.

Table 22. Flags

Parameter		Min	Max	Unit
Timing Require	ment			
t _{FIPW}	FLAG3–0 IN Pulse Width	$2 \times t_{PCLK} + 3$		ns
Switching Char	acteristic			
t _{FOPW}	FLAG3-0 OUT Pulse Width	$2 \times t_{PCLK} - 1.5$		ns




Figure 15. Flags

SDRAM Interface Timing (166 MHz SDCLK)

The 166 MHz access speed is for a single processor. When multiple ADSP-21368 processors are connected in a shared memory system, the access speed is 100 MHz.

Table 23. SDRAM Interface Timing¹

Paramete	er	Min	Max	Unit
Timing Re	quirements			
t _{ssdat}	DATA Setup Before SDCLK	500		ps
t_{HSDAT}	DATA Hold After SDCLK	1.23		ns
Switching	Characteristics			
t _{sdclk}	SDCLK Period	6.0		ns
t _{SDCLKH}	SDCLK Width High	2.6		ns
t _{SDCLKL}	SDCLK Width Low	2.6		ns
t_{DCAD}	Command, ADDR, Data Delay After SDCLK ²		4.8	ns
t_{HCAD}	Command, ADDR, Data Hold After SDCLK ²	1.2		ns
t _{DSDAT}	Data Disable After SDCLK		5.3	ns
t _{ensdat}	Data Enable After SDCLK	1.3		ns

 $^{^{1}\,}For\;f_{\tiny CCLK}$ = 400 MHz (SDCLK ratio = 1:2.5).

 $^{^2} Command \ pins \ include: \overline{SDCAS}, \overline{SDRAS}, \overline{SDWE}, \overline{MSx}, SDA10, SDCKE.$




Figure 16. SDRAM Interface Timing

SDRAM Interface Enable/Disable Timing (166 MHz SDCLK)

Table 24. SDRAM Interface Enable/Disable Timing¹

Paramete	er	Min	Max	Unit
Switching	Characteristics			
$\mathbf{t}_{ extsf{DSDC}}$	Command Disable After CLKIN Rise		$2 \times t_{PCLK} + 3$	ns
$t_{\scriptscriptstyleENSDC}$	Command Enable After CLKIN Rise	4.0		ns
t_{DSDCC}	SDCLK Disable After CLKIN Rise		8.5	ns
t _{ensdcc}	SDCLK Enable After CLKIN Rise	3.8		ns
t_{DSDCA}	Address Disable After CLKIN Rise		9.2	ns
$t_{\scriptscriptstyle \sf ENSDCA}$	Address Enable After CLKIN Rise	$2 \times t_{PCLK} - 4$	$4 \times t_{PCLK}$	ns

 $^{^{1}\,} For\, f_{\tiny CCLK}$ = 400 MHz (SDCLK ratio = 1:2.5).




Figure 17. SDRAM Interface Enable/Disable Timing

Memory Read

Use these specifications for asynchronous interfacing to memories. These specifications apply when the processors are the bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and strobe timing parameters only apply to asynchronous access mode.

Table 25. Memory Read

Paramete	r	Min	Max	Unit
Timing Red	quirements			
\mathbf{t}_{DAD}	Address, Selects Delay to Data Valid ^{1, 2}		$W + t_{SDCLK} - 5.12$	ns
$\mathbf{t}_{\mathtt{DRLD}}$	RD Low to Data Valid ¹		W – 3.2	ns
$\mathbf{t}_{ ext{SDS}}$	Data Setup to RD High	2.5		ns
t_{HDRH}	Data Hold from RD High ^{3, 4}	0		ns
$t_{\scriptscriptstyleDAAK}$	ACK Delay from Address, Selects ^{2, 5}		$t_{SDCLK} - 9.5 + W$	ns
\mathbf{t}_{DSAK}	ACK Delay from RD Low ⁴		W – 7.0	ns
Switching	Characteristics			
$t_{\mathtt{DRHA}}$	Address Selects Hold After RD High	RH + 0.20		ns
\mathbf{t}_{DARL}	Address Selects to RD Low ²	t _{SDCLK} - 3.3		ns
t_{\scriptscriptstyleRW}	RD Pulse Width	W – 1.4		ns
$\mathbf{t}_{\scriptscriptstyle{RWR}}$	\overline{RD} High to \overline{WR} , \overline{RD} Low	$HI + t_{SDCLK} - 0.8$		ns

W = (number of wait states specified in AMICTLx register) \times t_{SDCLK}.

HI = RHC + IC (RHC = number of read hold cycles specified in AMICTLx register) \times t_{SDCLK}

IC = (number of idle cycles specified in AMICTLx register) \times t_{SDCLK}.

 $H = (number of hold cycles specified in AMICTLx register) \times t_{SDCLK}$.

⁵ ACK delay/setup: User must meet t_{DAAK}, or t_{DSAK}, for deassertion of ACK (low). For asynchronous assertion of ACK (high), user must meet t_{DAAK} or t_{DSAK}.




Figure 18. Memory Read

 $^{^1\,\}text{Data}$ delay/setup: system must meet $t_{\text{DAD}},\,t_{\text{DRLD}},$ or $t_{\text{SDS}.}$

 $^{^2}$ The falling edge of $\overline{\text{MS}}\text{x}$ is referenced.

 $^{^3}$ Note that timing for ACK, DATA, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and strobe timing parameters only apply to asynchronous access mode.

 $^{^4}$ Data hold: User must meet t_{HDA} or t_{HDRH} in asynchronous access mode. See Test Conditions on Page 46 for the calculation of hold times given capacitive and dc loads.

Memory Write

Use these specifications for asynchronous interfacing to memories. These specifications apply when the processors are the bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and strobe timing parameters only apply to asynchronous access mode.

Table 26. Memory Write

Paramete	r	Min	Max	Unit
Timing Red	uirements			
t _{DAAK}	ACK Delay from Address, Selects ^{1, 2}		$t_{\text{SDCLK}} - 9.7 + W$	ns
t _{DSAK}	ACK Delay from WR Low ^{1, 3}		W – 4.9	ns
Switching	Characteristics			
\mathbf{t}_{DAWH}	Address, Selects to WR Deasserted ²	$t_{SDCLK} - 3.1 + W$		ns
\mathbf{t}_{DAWL}	Address, Selects to WR Low ²	t _{SDCLK} – 2.7		ns
t _{ww}	WR Pulse Width	W – 1.3		ns
\mathbf{t}_{DDWH}	Data Setup Before WR High	$t_{SDCLK} - 3.0 + W$		ns
$\mathbf{t}_{\scriptscriptstyle DWHA}$	Address Hold After WR Deasserted	H + 0.15		ns
t_{DWHD}	Data Hold After WR Deasserted	H + 0.02		ns
t _{wwR}	\overline{WR} High to \overline{WR} , \overline{RD} Low	t _{SDCLK} - 1.5 + H		ns
t_{DDWR}	Data Disable Before RD Low	2t _{SDCLK} - 4.11		ns
t_{WDE}	WR Low to Data Enabled	t _{SDCLK} - 3.5		ns

W = (number of wait states specified in AMICTLx register) \times t_{SDCLK}. H = (number of hold cycles specified in AMICTLx register) \times t_{SDCLK}.

 $^{^3}$ Note that timing for ACK, DATA, \overline{RD} , \overline{WR} , and strobe timing parameters only applies to asynchronous access mode.




Figure 19. Memory Write

¹ ACK delay/setup: System must meet t_{DAAK}, or t_{DSAK}, for deassertion of ACK (low). For asynchronous assertion of ACK (high), user must meet t_{DAAK} or t_{DSAK}.

 $^{^{2}}$ The falling edge of \overline{MSx} is referenced.

Asynchronous Memory Interface (AMI) Enable/Disable

Use these specifications for passing bus mastership between ADSP-21368 processors (\overline{BRx}).

Table 27. AMI Enable/Disable

Parameter	•	Min	Max	Unit
Switching C	Characteristics			
$\mathbf{t}_{\text{enamiac}}$	Address/Control Enable After Clock Rise	4		ns
\mathbf{t}_{ENAMID}	Data Enable After Clock Rise	t _{SDCLK} + 4		ns
t _{disamiac}	Address/Control Disable After Clock Rise		8.7	ns
t _{disamid}	Data Disable After Clock Rise		0	ns




Figure 20. AMI Enable/Disable

Shared Memory Bus Request

Use these specifications for passing bus mastership between ADSP-21368 processors (\overline{BRx}).

Table 28. Multiprocessor Bus Request

Paramete	r	Min	Max	Unit
Timing Red	quirements			
t_{SBRI}	BRx, Setup Before CLKIN High	9		ns
t _{HBRI}	BRx, Hold After CLKIN High	0.5		ns
Switching	Characteristics			
$t_{ extsf{DBRO}}$	BRx Delay After CLKIN High		9	ns
t_{HBRO}	BRx Hold After CLKIN High	1.0		ns




Figure 21. Shared Memory Bus Request

Serial Ports

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Serial port signals (SCLK, FS, data channel A, data channel B) are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 29. Serial Ports—External Clock

Paramete	r	Min	Max	Unit
Timing Req	uirements			
$t_{\text{SFSE}}^{ 1}$	FS Setup Before SCLK (Externally Generated FS in Either Transmit or Receive Mode)	2.5		ns
$t_{\text{HFSE}}^{ \ 1}$	FS Hold After SCLK (Externally Generated FS in Either Transmit or Receive Mode)	2.5		ns
$t_{\text{SDRE}}^{}1}$	Receive Data Setup Before Receive SCLK	2.5		ns
$t_{\text{HDRE}}^{}1}$	Receive Data Hold After SCLK	2.5		ns
$\mathbf{t}_{\text{SCLKW}}$	SCLK Width	10		ns
\mathbf{t}_{SCLK}	SCLK Period	20		ns
Switching (Characteristics			
t_{DFSE}^{2}	FS Delay After SCLK (Internally Generated FS in Either Transmit or Receive Mode)		10.25	ns
t_{HOFSE}^2	FS Hold After SCLK (Internally Generated FS in Either Transmit or Receive Mode)	2		ns
t_{DDTE}^2	Transmit Data Delay After Transmit SCLK		9.6	ns
t_{HDTE}^{2}	Transmit Data Hold After Transmit SCLK	2		ns

 $^{^{\}rm 1}$ Referenced to sample edge.

Table 30. Serial Ports—Internal Clock

Parameter		Min	Max	Unit
Timing Requi	irements			
t_{SFSI}^{-1}	FS Setup Before SCLK (Externally Generated FS in Either Transmit or Receive Mode)	7		ns
t _{HFSI} ¹	FS Hold After SCLK (Externally Generated FS in Either Transmit or Receive Mode)	2.5		ns
t_{SDRI}^{-1}	Receive Data Setup Before SCLK	7		ns
$t_{\text{HDRI}}^{}1}$	Receive Data Hold After SCLK	2.5		ns
Switching Ch	aracteristics			
$t_{\text{DFSI}}^{}2}$	FS Delay After SCLK (Internally Generated FS in Transmit Mode)		4	ns
t _{HOFSI} ²	FS Hold After SCLK (Internally Generated FS in Transmit Mode)	-1.0		ns
$t_{\text{DFSIR}}^{}2}$	FS Delay After SCLK (Internally Generated FS in Receive Mode)		9.75	ns
t _{HOFSIR} 2	FS Hold After SCLK (Internally Generated FS in Receive Mode)	-1.0		ns
t_{DDTI}^2	Transmit Data Delay After SCLK		3.25	ns
$t_{HDTI}^{}2}$	Transmit Data Hold After SCLK	-1.0		ns
t _{SCLKIW} ³	Transmit or Receive SCLK Width	$2 \times t_{PCLK} - 1.5$	$2 \times t_{PCLK} + 1.5$	ns

¹ Referenced to the sample edge.

² Referenced to drive edge.

 $^{^2\,\}mathrm{Referenced}$ to drive edge.

³ Minimum SPORT divisor register value.

Table 31. Serial Ports—Enable and Three-State

Parameter		Min	Max	Unit
Switching (Characteristics			
t_{DDTEN}^{1}	Data Enable from External Transmit SCLK	2		ns
t_{DDTTE}^{1}	Data Disable from External Transmit SCLK		10	ns
t_{DDTIN}^{1}	Data Enable from Internal Transmit SCLK	-1		ns


¹ Referenced to drive edge.

Table 32. Serial Ports—External Late Frame Sync


Parameter		Min	Max	Unit	
Switching Characteristics					
t_{DDTLFSE}^{1}	Data Delay from Late External Transmit FS or External Receive FS with MCE = 1, MFD = 0		7.75	ns	
t _{DDTENFS} 1	Data Enable for MCE = 1, MFD = 0	0.5		ns	

 $^{^{1}}$ The $t_{ ext{DDTLINE}}$ and $t_{ ext{DDTENIS}}$ parameters apply to left-justified sample pair as well as DSP serial mode, and MCE = 1, MFD = 0.

EXTERNAL RECEIVE FS WITH MCE = 1, MFD = 0




LATE EXTERNAL TRANSMIT FS




NOTE: SERIAL PORT SIGNALS (SCLK, FS, DATA CHANNEL A/B) ARE ROUTED TO THE DAI_P20-1 PINS USING THE SRU. THE TIMING SPECIFICATIONS PROVIDED HERE ARE VALID AT THE DAI_P20-1 PINS.

Figure 22. External Late Frame Sync¹

 $^{^{\}rm 1}$ This figure reflects changes made to support left-justified sample pair mode.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF SCLK (EXTERNAL), SCLK (INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF SCLK (EXTERNAL), SCLK (INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 23. Serial Ports

Input Data Port

The timing requirements for the IDP are given in Table 33. IDP signals (SCLK, FS, SDATA) are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 33. IDP

Parameter Timing Requirements		Min	Max	Unit
t_{SISFS}^{-1}	FS Setup Before SCLK Rising Edge	4		ns
$t_{SIHFS}^{}1}$	FS Hold After SCLK Rising Edge	2.5		ns
t_{SISD}^{-1}	SDATA Setup Before SCLK Rising Edge	2.5		ns
t_{SIHD}^{-1}	SDATA Hold After SCLK Rising Edge	2.5		ns
t _{IDPCLKW}	Clock Width	9		ns
t _{IDPCLK}	Clock Period	20		ns

¹ DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 24. IDP Master Timing

Parallel Data Acquisition Port (PDAP)

The timing requirements for the PDAP are provided in Table 34. PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the IDP, see the IDP chapter of the *ADSP-21368 SHARC Processor Hardware*

Reference. Note that the most significant 16 bits of external PDAP data can be provided through the DATA31–16 pins. The remaining four bits can only be sourced through DAI_P4–1. The timing below is valid at the DATA31–16 pins.

Table 34. Parallel Data Acquisition Port (PDAP)

Parameter		Min	Max	Unit		
Timing Requirements						
$t_{\text{SPCLKEN}}^{}1}$	PDAP_CLKEN Setup Before PDAP_CLK Sample Edge	2.5		ns		
t _{HPCLKEN} 1	PDAP_CLKEN Hold After PDAP_CLK Sample Edge	2.5		ns		
t_{PDSD}^{-1}	PDAP_DAT Setup Before SCLK PDAP_CLK Sample Edge	3.85		ns		
t_{PDHD}^{-1}	PDAP_DAT Hold After SCLK PDAP_CLK Sample Edge	2.5		ns		
t _{PDCLKW}	Clock Width	7.0		ns		
t_{PDCLK}	Clock Period	20		ns		
Switching Ch	paracteristics					
t_{PDHLDD}	Delay of PDAP Strobe After Last PDAP_CLK Capture Edge for a Word	$2 \times t_{PCLK} + 3$		ns		
t_{PDSTRB}	PDAP Strobe Pulse Width	$2 \times t_{PCLK} - 1$		ns		

¹ Source pins of DATA are ADDR7-0, DATA7-0, or DAI pins. Source pins for SCLK and FS are: 1) DAI pins, 2) CLKIN through PCG, or 3) DAI pins through PCG.




Figure 25. PDAP Timing

Pulse-Width Modulation Generators

Table 35. PWM Timing

Paramete	r	Min	Max	Unit
Switching	Characteristics			
t_{PWMW}	PWM Output Pulse Width	t _{PCLK} – 2	$(2^{16}-2) \times t_{PCLK}-2$	ns
t_{PWMP}	PWM Output Period	$2 \times t_{PCLK} - 1.5$	$(2^{16}-1)\times t_{PCLK}-1.5$	ns




Figure 26. PWM Timing

Sample Rate Converter—Serial Input Port

The SRC input signals (SCLK, FS, and SDATA) are routed from the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided in Table 36 are valid at the DAI_P20-1 pins.

Table 36. SRC, Serial Input Port

Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{SRCSFS}^{}1}$	FS Setup Before SCLK Rising Edge	4		ns
t _{SRCHFS} 1	FS Hold After SCLK Rising Edge	5.5		ns
t _{srcsd} 1	SDATA Setup Before SCLK Rising Edge	4		ns
t _{srchd} 1	SDATA Hold After SCLK Rising Edge	5.5		ns
t _{srcclkw}	Clock Width	9		ns
t _{srcclk}	Clock Period	20		ns

¹ DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 27. SRC Serial Input Port Timing

Sample Rate Converter—Serial Output Port

For the serial output port, the frame-sync is an input and it should meet setup and hold times with regard to SCLK on the output port. The serial data output, SDATA, has a hold time

and delay specification with regard to SCLK. Note that SCLK rising edge is the sampling edge and the falling edge is the drive edge.

Table 37. SRC, Serial Output Port

Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{\text{SRCSFS}}^{}1}$	FS Setup Before SCLK Rising Edge	4		ns
$t_{SRCHFS}^{}1}$	FS Hold After SCLK Rising Edge	5.5		ns
t _{srcclkw}	Clock Width	9		ns
t _{srcclk}	Clock Period	20		ns
Switching C	haracteristics			
$t_{SRCTDD}^{}1}$	Transmit Data Delay After SCLK Falling Edge		9.9	ns
t _{SRCTDH} 1	Transmit Data Hold After SCLK Falling Edge	1		ns

¹ DATA, SCLK, and FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 28. SRC Serial Output Port Timing

S/PDIF Transmitter

Serial data input to the S/PDIF transmitter can be formatted as left justified, I^2S , or right justified with word widths of 16, 18, 20, or 24 bits. The following sections provide timing for the transmitter.

S/PDIF Transmitter—Serial Input Waveforms

Figure 29 shows the right-justified mode. LRCLK is Hhigh for the left channel and low for the right channel. Data is valid on the rising edge of SCLK. The MSB is delayed 12-bit clock periods (in 20-bit output mode) or 16-bit clock periods (in 16-bit output mode) from an LRCLK transition, so that when there are 64 SCLK periods per LRCLK period, the LSB of the data is right-justified to the next LRCLK transition.




Figure 29. Right-Justified Mode

Figure 30 shows the default I²S-justified mode. LRCLK is low for the left channel and high for the right channel. Data is valid on the rising edge of SCLK. The MSB is left-justified to an LRCLK transition but with a single SCLK period delay.




Figure 30. I²S-Justified Mode

Figure 31 shows the left-justified mode. LRCLK is high for the left channel and low for the right channel. Data is valid on the rising edge of SCLK. The MSB is left-justified to an LRCLK transition with no MSB delay.




Figure 31. Left-Justified Mode

S/PDIF Transmitter Input Data Timing

The timing requirements for the input port are given in Table 38. Input signals (SCLK, FS, SDATA) are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 38. S/PDIF Transmitter Input Data Timing

Parameter		Min	Max	Unit
Timing Req	Timing Requirements			
$t_{\scriptscriptstyleSISFS}^{}1}$	FS Setup Before SCLK Rising Edge	3		ns
$t_{\text{SIHFS}}^{}1}$	FS Hold After SCLK Rising Edge	3		ns
t_{SISD}^{-1}	SData Setup Before SCLK Rising Edge	3		ns
t_{SIHD}^{-1}	SData Hold After SCLK Rising Edge	3		ns
$\mathbf{t}_{\text{SISCLKW}}$	Clock Width	36		ns
$\mathbf{t}_{\scriptscriptstyle{SISCLK}}$	Clock Period	80		ns
t _{sitxclkw}	Transmit Clock Width	9		ns
t _{SITXCLK}	Transmit Clock Period	20		ns

DATA, SCLK, and FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 32. S/PDIF Transmitter Input Timing

Oversampling Clock (TxCLK) Switching Characteristics

The S/PDIF transmitter has an oversampling clock. This TxCLK input is divided down to generate the biphase clock.

Table 39. Oversampling Clock (TxCLK) Switching Characteristics

Parameter	Min	Max	Unit
TxCLK Frequency for TxCLK = $384 \times FS$		73.8	MHz
TxCLK Frequency for TxCLK = $256 \times FS$		49.2	MHz
Frame Rate		192.0	kHz

S/PDIF Receiver

The following section describes timing as it relates to the S/PDIF receiver.

Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the $512 \times FS$ clock.

Table 40. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter		Min	Max	Unit
Switching Characteristics				
t _{DFSI}	LRCLK Delay After SCLK		5	ns
t _{HOFSI}	LRCLK Hold After SCLK	-2		ns
t _{DDTI}	Transmit Data Delay After SCLK		5	ns
t _{HDTI}	Transmit Data Hold After SCLK	-2		ns
$t_{\text{SCLKIW}}^{}1}$	Transmit SCLK Width	40		ns

 $^{^{1}}$ SCLK frequency is 64 × FS where FS = the frequency of LRCLK.




Figure 33. S/PDIF Receiver Internal Digital PLL Mode Timing

SPI Interface—Master

The processors contain two SPI ports. The primary has dedicated pins and the secondary is available through the DPI. The timing provided in Table 41 and Table 42 on Page 43 applies to both.

Table 41. SPI Interface Protocol—Master Switching and Timing Specifications

Parameter		Min	Max	Unit
Timing Requir	rements			
t _{sspidm}	Data Input Valid to SPICLK Edge (Data Input Setup Time)	8.2		ns
t_{HSPIDM}	SPICLK Last Sampling Edge to Data Input Not Valid	2		ns
Switching Cho	aracteristics			
t _{SPICLKM}	Serial Clock Cycle	$8 \times t_{PCLK} - 2$		ns
t _{SPICHM}	Serial Clock High Period	$4 \times t_{PCLK} - 2$		ns
t _{SPICLM}	Serial Clock Low Period	$4 \times t_{PCLK} - 2$		ns
t _{ddspidm}	SPICLK Edge to Data Out Valid (Data Out Delay Time)		2.5	ns
t _{HDSPIDM}	SPICLK Edge to Data Out Not Valid (Data Out Hold Time)	$4 \times t_{PCLK} - 2$		ns
t _{SDSCIM}	FLAG3-0IN (SPI Device Select) Low to First SPICLK Edge	$4 \times t_{PCLK} - 2$		ns
t_{HDSM}	Last SPICLK Edge to FLAG3–0IN High	$4 \times t_{PCLK} - 2$		ns
t _{spitdm}	Sequential Transfer Delay	$4 \times t_{PCLK} - 1$		ns




Figure 34. SPI Master Timing

SPI Interface—Slave

Table 42. SPI Interface Protocol—Slave Switching and Timing Specifications

Parameter		Min	Max	Unit
Timing Requi	rements			
t _{SPICLKS}	Serial Clock Cycle	$4 \times t_{PCLK} - 2$		ns
t _{SPICHS}	Serial Clock High Period	$2 \times t_{PCLK} - 2$		ns
t _{SPICLS}	Serial Clock Low Period	$2 \times t_{PCLK} - 2$		ns
t _{sDSCO}	SPIDS Assertion to First SPICLK Edge CPHASE = 0 CPHASE = 1	$2 \times t_{PCLK} \\ 2 \times t_{PCLK}$		ns ns
t _{HDS}	Last SPICLK Edge to \overline{SPIDS} Not Asserted, CPHASE = 0	$2 \times t_{PCLK}$		ns
t _{sspids}	Data Input Valid to SPICLK Edge (Data Input Setup Time)	2		ns
t_{HSPIDS}	SPICLK Last Sampling Edge to Data Input Not Valid	2		ns
t _{SDPPW}	SPIDS Deassertion Pulse Width (CPHASE = 0)	$2 \times t_{PCLK}$		ns
Switching Ch	aracteristics			
$t_{ extsf{DSOE}}$	SPIDS Assertion to Data Out Active	0	6.8	ns
t_{DSOE}^{1}	SPIDS Assertion to Data Out Active (SPI2)	0	8	ns
t _{DSDHI}	SPIDS Deassertion to Data High Impedance	0	6.8	ns
t _{DSDHI} 1	SPIDS Deassertion to Data High Impedance (SPI2)	0	8.6	ns
t _{DDSPIDS}	SPICLK Edge to Data Out Valid (Data Out Delay Time)		9.5	ns
t _{HDSPIDS}	SPICLK Edge to Data Out Not Valid (Data Out Hold Time)	$2 \times t_{\tiny PCLK}$		ns
t_{DSOV}	SPIDS Assertion to Data Out Valid (CPHASE = 0)		$5 \times t_{PCLK}$	ns

¹ The timing for these parameters applies when the SPI is routed through the signal routing unit. For more information, see the ADSP-21368 SHARC Processor Hardware Reference, "Serial Peripheral Interface Port" chapter.




Figure 35. SPI Slave Timing

JTAG Test Access Port and Emulation

Table 43. JTAG Test Access Port and Emulation

Parameter		Min	Min Max		
Timing Req	uirements				
$\mathbf{t}_{\scriptscriptstyleTCK}$	TCK Period	t _{CK}		ns	
\mathbf{t}_{STAP}	TDI, TMS Setup Before TCK High	5		ns	
\mathbf{t}_{HTAP}	TDI, TMS Hold After TCK High	6		ns	
t_{SSYS}^{-1}	System Inputs Setup Before TCK High	7		ns	
$t_{\scriptscriptstyle HSYS}^{1}$	System Inputs Hold After TCK High	18		ns	
t_{TRSTW}	TRST Pulse Width	4t _{cK}		ns	
Switching (Characteristics				
\mathbf{t}_{DTDO}	TDO Delay from TCK Low		7	ns	
$t_{DSYS}^{}2}$	System Outputs Delay After TCK Low		$t_{ck} \div 2 + 7$	ns	

 $^{^{1}} System\ Inputs = AD15-0, \overline{SPIDS}, CLK_CFG1-0, \overline{RESET}, BOOT_CFG1-0, MISO, MOSI, SPICLK, DAI_Px, FLAG3-0.$ $^{2} System\ Outputs = MISO, MOSI, SPICLK, DAI_Px, AD15-0, \overline{RD}, \overline{WR}, FLAG3-0, CLKOUT, \overline{EMU}.$




Figure 36. IEEE 1149.1 JTAG Test Access Port

OUTPUT DRIVE CURRENTS

Figure 37 shows typical I-V characteristics for the output drivers and Figure 38 shows typical I-V characteristics for the SDCLK output drivers. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 37. Typical Drive at Junction Temperature




Figure 38. SDCLK1-0 Drive at Junction Temperature

TEST CONDITIONS

The ac signal specifications (timing parameters) appear in Table 15 on Page 21 through Table 43 on Page 45. These include output disable time, output enable time, and capacitive loading. The timing specifications for the SHARC apply for the voltage reference levels in Figure 39.

Timing is measured on signals when they cross the 1.5 V level as described in Figure 39. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.




Figure 39. Voltage Reference Levels for AC Measurements

CAPACITIVE LOADING

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all pins (see Figure 40). Figure 45 and Figure 46 show graphically how output delays and holds vary with load capacitance. The graphs of Figure 41 through Figure 46 may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% to 80%, V = Min) vs. Load Capacitance.

TESTER PIN ELECTRONICS



NOTES:

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD), IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 40. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)




Figure 41. Typical Output Rise/Fall Time (20% to 80%, $V_{DDEXT} = Min$)




Figure 42. Typical Output Rise/Fall Time (20% to 80%, $V_{DDEXT} = Max$)




Figure 43. SDCLK Typical Output Rise/Fall Time (20% to 80%, $V_{\rm DDEXT} = Min$)




Figure 44. SDCLK Typical Output Rise/Fall Time (20% to 80%, $V_{DDEXT} = Max$)




Figure 45. Typical Output Delay or Hold vs. Load Capacitance (at Junction Temperature)




Figure 46. SDCLK Typical Output Delay or Hold vs. Load Capacitance (at Junction Temperature)

THERMAL CHARACTERISTICS

The ADSP-21367/ADSP-21368/ADSP-21369 processors are rated for performance over the temperature range specified in Operating Conditions on Page 16.

Table 44 and Table 45 airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6 and the junction-to-board measurement complies with JESD51-8. Test board design complies with JEDEC standards JESD51-9 (BGA_ED) and JESD51-8 (LQFP_EP). The junction-to-case measurement complies with MIL-STD-883. All measurements use a 2S2P JEDEC test board.

The LQFP-EP package requires thermal trace squares and thermal vias, to an embedded ground plane, in the PCB. Refer to JEDEC standard JESD51-5 for more information.

To determine the junction temperature of the device while on the application PCB, use:

$$T_I = T_{TOP} + (\Psi_{IT} \times P_D)$$

where:

 T_I = junction temperature (°C)

 T_{TOP} = case temperature (°C) measured at the top center of the package

 Ψ_{TT} = junction-to-top (of package) characterization parameter is the typical value from Table 44 and Table 45.

 P_D = power dissipation (see EE Note EE-299)

Values of θ_{JA} are provided for package comparison and PCB design considerations. θ_{JA} can be used for a first-order approximation of T_I by the equation:

$$T_I = T_A + (\theta_{IA} \times P_D)$$

where:

 T_A = ambient temperature (°C)

Values of θ_{IC} are provided for package comparison and PCB design considerations when an external heat sink is required. This is only applicable when a heat sink is used.

Values of θ_{IB} are provided for package comparison and PCB design considerations. The thermal characteristics values provided in Table 44 and Table 45 are modeled values @ 2 W.

Table 44. Thermal Characteristics for 256-Ball BGA_ED

Parameter	Condition	Typical	Unit
θ_{JA}	Airflow = 0 m/s	12.5	°C/W
θ_{JMA}	Airflow = 1 m/s	10.6	°C/W
θ_{JMA}	Airflow = 2 m/s	9.9	°C/W
θ_{JC}		0.7	°C/W
θ_{JB}		5.3	°C/W
$\Psi_{ extsf{JT}}$	Airflow = 0 m/s	0.3	°C/W
Ψ_{JMT}	Airflow = 1 m/s	0.3	°C/W
Ψ_{JMT}	Airflow = 2 m/s	0.3	°C/W

Table 45. Thermal Characteristics for 208-Lead LQFP EPAD (With Exposed Pad Soldered to PCB)

Parameter	Condition	Typical	Unit
θ_{JA}	Airflow = 0 m/s	17.1	°C/W
θ_{JMA}	Airflow = 1 m/s	14.7	°C/W
θ_{JMA}	Airflow = 2 m/s	14.0	°C/W
θ_{JC}		9.6	°C/W
$\Psi_{ extsf{JT}}$	Airflow = 0 m/s	0.23	°C/W
Ψ_{JMT}	Airflow = 1 m/s	0.39	°C/W
Ψ_{JMT}	Airflow = 2 m/s	0.45	°C/W
Ψ_{JB}	Airflow = 0 m/s	11.5	°C/W
Ψ_{JMB}	Airflow = 1 m/s	11.2	°C/W
Ψ_{JMB}	Airflow = 2 m/s	11.0	°C/W

256-BALL BGA_ED PINOUT

Table 46. 256-Ball BGA_ED Pin Assignment (Numerically by Ball Number)


Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A01	NC	B01	DAI5	C01	DAI9	D01	DAI10
A02	TDI	B02	SDCLK1 ¹	C02	DAI7	D02	DAI6
A03	TMS	B03	TRST	C03	GND	D03	GND
A04	CLK_CFG0	B04	TCK	C04	V_{DDEXT}	D04	V_{DDEXT}
A05	CLK_CFG1	B05	BOOT_CFG0	C05	GND	D05	GND
A06	EMU	B06	BOOT_CFG1	C06	GND	D06	V_{DDEXT}
A07	DAI4	B07	TDO	C07	$V_{ extsf{DDINT}}$	D07	$V_{ extsf{DDINT}}$
A08	DAI1	B08	DAI3	C08	GND	D08	GND
A09	DPI14	B09	DAI2	C09	GND	D09	V_{DDEXT}
A10	DPI12	B10	DPI13	C10	$V_{ exttt{DDINT}}$	D10	$V_{ exttt{DDINT}}$
A11	DPI10	B11	DPI11	C11	GND	D11	GND
A12	DPI9	B12	DPI8	C12	GND	D12	V_{DDEXT}
A13	DPI7	B13	DPI5	C13	V_{DDINT}	D13	V_{DDINT}
A14	DPI6	B14	DPI4	C14	GND	D14	GND
A15	DPI3	B15	DPI1	C15	GND	D15	V_{DDEXT}
A16	DPI2	B16	RESET	C16	V_{DDINT}	D16	GND
A17	RESETOUT/CLKOUT	B17	DATA30	C17	$V_{ exttt{DDINT}}$	D17	V_{DDEXT}
A18	DATA31	B18	DATA29	C18	$V_{ exttt{DDINT}}$	D18	GND
A19	NC	B19	DATA28	C19	DATA27	D19	DATA26
A20	NC	B20	NC	C20	NC/RPBA ²	D20	DATA24
E01	DAI11	F01	DAI14	G01	DAI15	H01	DAI17
E02	DAI8	F02	DAI12	G02	DAI13	H02	DAI16
E03	V_{DDINT}	F03	GND	G03	GND	H03	$V_{ extsf{DDINT}}$
E04	V_{DDINT}	F04	GND	G04	V_{DDEXT}	H04	$V_{ extsf{DDINT}}$
E17	GND	F17	V_{DDEXT}	G17	V_{DDINT}	H17	V_{DDEXT}
E18	GND	F18	GND	G18	V_{DDINT}	H18	GND
E19	DATA25	F19	GND/ID2 ²	G19	DATA22	H19	DATA19
E20	DATA23	F20	DATA21	G20	DATA20	H20	DATA18
J01	DAI19	K01	FLAG0	L01	FLAG2	M01	ACK
J02	DAI18	K02	DAI20	L02	FLAG1	M02	FLAG3
J03	GND	K03	GND	L03	V_{DDINT}	M03	GND
J04	GND	K04	V_{DDEXT}	L04	V_{DDINT}	M04	GND

Table 46. 256-Ball BGA_ED Pin Assignment (Numerically by Ball Number) (Continued)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
J17	GND	K17	V_{DDINT}	L17	V_{DDINT}	M17	V_{DDEXT}
J18	GND	K18	$V_{ extsf{DDINT}}$	L18	V_{DDINT}	M18	GND
J19	GND/ID1 ²	K19	GND/ID0 ²	L19	DATA15	M19	DATA12
J20	DATA17	K20	DATA16	L20	DATA14	M20	DATA13
N01	RD	P01	SDA10	R01	SDWE	T01	SDCKE
N02	SDCLK0	P02	WR	R02	SDRAS	T02	SDCAS
N03	GND	P03	V_{DDINT}	R03	GND	T03	GND
N04	$V_{ extsf{DDEXT}}$	P04	V_{DDINT}	R04	GND	T04	V_{DDEXT}
N17	GND	P17	V_{DDINT}	R17	V_{DDEXT}	T17	GND
N18	GND	P18	V_{DDINT}	R18	GND	T18	GND
N19	DATA11	P19	DATA8	R19	DATA6	T19	DATA5
N20	DATA10	P20	DATA9	R20	DATA7	T20	DATA4
U01	MS0	V01	ADDR22	W01	GND	Y01	GND
U02	MS1	V02	ADDR23	W02	ADDR21	Y02	NC
U03	V_{DDINT}	V03	V_{DDINT}	W03	ADDR19	Y03	NC
U04	GND	V04	GND	W04	ADDR20	Y04	ADDR18
U05	V_{DDEXT}	V05	GND	W05	ADDR17	Y05	NC/BR1 ²
U06	GND	V06	GND	W06	ADDR16	Y06	NC/BR2 ²
U07	V_{DDEXT}	V07	GND	W07	ADDR15	Y07	XTAL2
U08	V_{DDINT}	V08	$V_{ extsf{DDINT}}$	W08	ADDR14	Y08	CLKIN
U09	V_{DDEXT}	V09	GND	W09	A_{VDD}	Y09	NC
U10	GND	V10	GND	W10	A_{vss}	Y10	NC
U11	$V_{ extsf{DDEXT}}$	V11	GND	W11	ADDR13	Y11	NC/BR3 ²
U12	$V_{ extsf{DDINT}}$	V12	$V_{ extsf{DDINT}}$	W12	ADDR12	Y12	NC/BR4 ²
U13	V_{DDEXT}	V13	V_{DDEXT}	W13	ADDR10	Y13	ADDR11
U14	V_{DDEXT}	V14	GND	W14	ADDR8	Y14	ADDR9
U15	V_{DDINT}	V15	$V_{ extsf{DDINT}}$	W15	ADDR5	Y15	ADDR7
U16	V_{DDEXT}	V16	GND	W16	ADDR4	Y16	ADDR6
U17	$V_{ extsf{DDINT}}$	V17	GND	W17	ADDR1	Y17	ADDR3
U18	$V_{ extsf{DDINT}}$	V18	GND	W18	ADDR2	Y18	GND
U19	DATA0	V19	DATA1	W19	ADDR0	Y19	GND
U20	DATA2	V20	DATA3	W20	NC	Y20	NC

 $^{^1\,\}rm The$ SDCLK1 signal is only available on the SBGA package. SDCLK1 is not available on the LQFP_EP package. $^2\,\rm Applies$ to ADSP-21368 models only.

Figure 47 shows the bottom view of the BGA_ED ball configuration. Figure 48 shows the top view of the BGA_ED ball configuration.






Figure 47. 256-Ball BGA_ED Ball Configuration (Bottom View)






Figure 48. 256-Ball BGA_ED Ball Configuration (Top View)


208-LEAD LQFP_EP PINOUT

Table 47. 208-Lead LQFP_EP Pin Assignment (Numerically by Lead Number)

Pin No.	Signal	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal
1	V _{DDINT}	43	V _{DDINT}	85	V _{DDEXT}	127	V _{DDINT}	169	CLK_CFG0
2	DATA28	44	DATA4	86	GND	128	GND	170	BOOT_CFG0
3	DATA27	45	DATA5	87	$V_{ exttt{DDINT}}$	129	V_{DDEXT}	171	CLK_CFG1
4	GND	46	DATA2	88	ADDR14	130	DAI19	172	EMU
5	V_{DDEXT}	47	DATA3	89	GND	131	DAI18	173	BOOT_CFG1
6	DATA26	48	DATA0	90	V_{DDEXT}	132	DAI17	174	TDO
7	DATA25	49	DATA1	91	ADDR15	133	DAI16	175	DAI4
8	DATA24	50	V_{DDEXT}	92	ADDR16	134	DAI15	176	DAI2
9	DATA23	51	GND	93	ADDR17	135	DAI14	177	DAI3
10	GND	52	$V_{ exttt{DDINT}}$	94	ADDR18	136	DAI13	178	DAI1
11	V_{DDINT}	53	V_{DDINT}	95	GND	137	DAI12	179	V_{DDEXT}
12	DATA22	54	GND	96	V_{DDEXT}	138	V_{DDINT}	180	GND
13	DATA21	55	V_{DDEXT}	97	ADDR19	139	V_{DDEXT}	181	V_{DDINT}
14	DATA20	56	ADDR0	98	ADDR20	140	GND	182	GND
15	V_{DDEXT}	57	ADDR2	99	ADDR21	141	V_{DDINT}	183	DPI14
16	GND	58	ADDR1	100	ADDR23	142	GND	184	DPI13
17	DATA19	59	ADDR4	101	ADDR22	143	DAI11	185	DPI12
18	DATA18	60	ADDR3	102	MS1	144	DAI10	186	DPI11
19	V_{DDINT}	61	ADDR5	103	MS0	145	DAI8	187	DPI10
20	GND	62	GND	104	V_{DDINT}	146	DAI9	188	DPI9
21	DATA17	63	V_{DDINT}	105	$V_{\tiny exttt{DDINT}}$	147	DAI6	189	DPI8
22	V_{DDINT}	64	GND	106	GND	148	DAI7	190	DPI7
23	GND	65	V_{DDEXT}	107	V_{DDEXT}	149	DAI5	191	V_{ddext}
24	V_{DDINT}	66	ADDR6	108	SDCAS	150	V_{DDEXT}	192	GND
25	GND	67	ADDR7	109	SDRAS	151	GND	193	V_{DDINT}
26	DATA16	68	ADDR8	110	SDCKE	152	V_{DDINT}	194	GND
27	DATA15	69	ADDR9	111	SDWE	153	GND	195	DPI6
28	DATA14	70	ADDR10	112	WR	154	V_{DDINT}	196	DPI5
29	DATA13	71	GND	113	SDA10	155	GND	197	DPI4
30	DATA12	72	V_{DDINT}	114	GND	156	V_{DDINT}	198	DPI3
31	V_{DDEXT}	73	GND	115	V_{DDEXT}	157	V_{DDINT}	199	DPI1
32	GND	74	V_{DDEXT}	116	SDCLK0	158	V_{DDINT}	200	DPI2
33	V_{DDINT}	75	ADDR11	117	GND	159	GND	201	RESETOUT/CLKOUT
34	GND	76	ADDR12	118	V _{DDINT}	160	V_{DDINT}	202	RESET
35	DATA11	77	ADDR13	119	RD	161	V_{DDINT}	203	V_{DDEXT}
36	DATA10	78	GND	120	ACK	162	V _{DDINT}	204	GND
37	DATA9	79	V _{DDINT}	121	FLAG3	163	TDI	205	DATA30
38	DATA8	80	AVSS	122	FLAG2	164	TRST	206	DATA31
39	DATA7	81	AVDD	123	FLAG1	165	TCK	207	DATA29
40	DATA6	82	GND	124	FLAG0	166	GND	208	V_{DDINT}
41	V _{DDEXT}	83	CLKIN	125	DAI20	167	V _{DDINT}		
42	GND	84	XTAL2	126	GND	168	TMS		

PACKAGE DIMENSIONS

The ADSP-21367/ADSP-21368/ADSP-21369 processors are available in 256-ball RoHS compliant and leaded BGA_ED, and 208-lead RoHS compliant LQFP_EP packages.



COMPLIANT TO JEDEC STANDARDS MS-026-BJB-HD

Figure 49. 208-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP]
(SW-208-1)
Dimensions shown in millimeters




Figure 50. 256-Ball Ball Grid Array, Thermally Enhanced [BGA_ED] (BP-256) Dimension shown in millimeters

SURFACE-MOUNT DESIGN

Table 48 is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 48. BGA_ED Data for Use with Surface-Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
256-Lead Ball Grid Array BGA_ED (BP-256)	Solder Mask Defined (SMD)	0.63 mm	0.73 mm

ORDERING GUIDE

	_				Operating		
Part Number	Temperature Range ¹	Instruction Rate	On-Chip SRAM	ROM	Voltage Internal/External	Package Description	Package Option
ADSP-21367KBP-2A ²	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA ED	BP-256
ADSP-21367KBPZ-2A ^{2,3}	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21367BBP-2A ²	-40°C to +85°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA ED	BP-256
ADSP-21367BBPZ-2A ^{2, 3}	-40°C to +85°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21367KBPZ-3A ^{2, 3}	0°C to +70°C	400 MHz	2M bit	6M bit	1.3 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21367KSWZ-1A ^{2, 3}	0°C to +70°C	266 MHz	2M bit	6M bit	1.2 V/3.3 V	208-Lead LQFP_EP	SW-208-1
ADSP-21367KSWZ-2A ^{2, 3}	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	208-Lead LQFP_EP	SW-208-1
ADSP-21367BSWZ-1A ^{2, 3}	-40°C to +85°C	266 MHz	2M bit	6M bit	1.2 V/3.3 V	208-Lead LQFP_EP	SW-208-1
ADSP-21368KBP-2A	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21368KBPZ-2A ³	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21368BBP-2A	-40°C to +85°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21368BBPZ-2A ³	-40°C to +85°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21368KBPZ-3A ³	0°C to +70°C	400 MHz	2M bit	6M bit	1.3 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21369KBP-2A	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21369KBPZ-2A ³	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21369BBP-2A	-40°C to +85°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21369BBPZ-2A ²	-40°C to +85°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21369KBPZ-3A ³	0°C to +70°C	400 MHz	2M bit	6M bit	1.3 V/3.3 V	256-Ball BGA_ED	BP-256
ADSP-21369KSWZ-1A ³	0°C to +70°C	266 MHz	2M bit	6M bit	1.2 V/3.3 V	208-Lead LQFP_EP	SW-208-1
ADSP-21369KSWZ-2A ³	0°C to +70°C	333 MHz	2M bit	6M bit	1.2 V/3.3 V	208-Lead LQFP_EP	SW-208-1
ADSP-21369BSWZ-1A ³	−40°C to +85°C	266 MHz	2M bit	6M bit	1.2 V/3.3 V	208-Lead LQFP_EP	SW-208-1

 $^{^{\}rm 1}$ Referenced temperature is ambient temperature.

² Available with a wide variety of audio algorithm combinations sold as part of a chipset and bundled with necessary software. For a complete list, visit our website at www.analog.com/SHARC.

³ Z = RoHS Compliant Part.

