

# **DSP Microcomputer**

# ADSP-21065L

#### **SUMMARY**

High Performance Signal Computer for Communications, Audio, Automotive, Instrumentation and Industrial Applications

Super Harvard Architecture Computer (SHARC®)
Four Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle

32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit Floating-Point Arithmetic

544 Kbits On-Chip SRAM Memory and Integrated I/O Peripheral

I<sup>2</sup>S Support, for Eight Simultaneous Receive and Transmit Channels

#### **KEY FEATURES**

66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance

User-Configurable 544 Kbits On-Chip SRAM Memory Two External Port, DMA Channels and Eight Serial Port, DMA Channels SDRAM Controller for Glueless Interface to Low Cost External Memory (@ 66 MHz)

64M Words External Address Range

12 Programmable I/O Pins and Two Timers with Event Capture Options

Code-Compatible with ADSP-2106x Family 208-Lead MQFP or 196-Ball Mini-BGA Package 3.3 Volt Operation

Flexible Data Formats and 40-Bit Extended Precision
32-Bit Single-Precision and 40-Bit Extended-Precision IEEE
Floating-Point Data Formats

32-Bit Fixed-Point Data Format, Integer and Fractional, with Dual 80-Bit Accumulators

### **Parallel Computations**

Single-Cycle Multiply and ALU Operations in Parallel with Dual Memory Read/Writes and Instruction Fetch

Multiply with Add and Subtract for Accelerated FFT Butterfly Computation

1024-Point Complex FFT Benchmark: 0.274 ms (18,221 Cycles)




Figure 1. Functional Block Diagram

SHARC is a registered trademark of Analog Devices, Inc.

# REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

544 Kbits Configurable On-Chip SRAM

Dual-Ported for Independent Access by Core Processor and DMA

Configurable in Combinations of 16-, 32-, 48-Bit Data and Program Words in Block 0 and Block 1

### **DMA Controller**

Ten DMA Channels—Two Dedicated to the External Port and Eight Dedicated to the Serial Ports

Background DMA Transfers at up to 66 MHz, in Parallel with Full Speed Processor Execution

Performs Transfers Between:

Internal RAM and Host
Internal RAM and Serial Ports
Internal RAM and Master or Slave SHARC
Internal RAM and External Memory or I/O Devices
External Memory and External Devices

# **Host Processor Interface**

Efficient Interface to 8-, 16-, and 32-Bit Microprocessors Host Can Directly Read/Write ADSP-21065L IOP Registers

# Multiprocessing

Distributed On-Chip Bus Arbitration for Glueless, Parallel Bus Connect Between Two ADSP-21065Ls Plus Host 132 Mbytes/s Transfer Rate Over Parallel Bus

# Serial Ports

Independent Transmit and Receive Functions
Programmable 3-Bit to 32-Bit Serial Word Width
I<sup>2</sup>S Support Allowing Eight Transmit and Eight Receive
Channels

Glueless Interface to Industry Standard Codecs TDM Multichannel Mode with  $\mu\text{-Law/A-Law}$  Hardware Companding

**Multichannel Signaling Protocol** 

-2- REV. C

### **GENERAL DESCRIPTION**

The ADSP-21065L is a powerful member of the SHARC family of 32-bit processors optimized for cost sensitive applications. The SHARC—Super Harvard Architecture—offers the highest levels of performance and memory integration of any 32-bit DSP in the industry—they are also the only DSP in the industry that offer both fixed and floating-point capabilities, without compromising precision or performance.

The ADSP-21065L is fabricated in a high speed, low power CMOS process,  $0.35\,\mu m$  technology. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I lists the performance benchmarks for the ADSP-21065L.

The ADSP-21065L SHARC combines a floating-point DSP core with integrated, on-chip system features, including a 544 Kbit SRAM memory, host processor interface, DMA controller, SDRAM controller, and enhanced serial ports.

Figure 1 shows a block diagram of the ADSP-21065L, illustrating the following architectural features:

Computation Units (ALU, Multiplier, and Shifter) with a Shared Data Register File

Data Address Generators (DAG1, DAG2)

Program Sequencer with Instruction Cache

Timers with Event Capture Modes

On-Chip, dual-ported SRAM

External Port for Interfacing to Off-Chip Memory and Peripherals

Host Port and SDRAM Interface

DMA Controller

**Enhanced Serial Ports** 

JTAG Test Access Port

Table I. Performance Benchmarks

Benchmark	Timing	Cycles
Cycle Time	15.00 ns	1
1024-Pt. Complex FFT (Radix 4, with Digit Reverse)	0.274 ns	18221
Matrix Multiply (Pipelined) $[3 \times 3] \times [3 \times 1]$	135 ns	9
$[4 \times 4] \times [4 \times 1]$	240 ns	16
FIR Filter (per Tap)	15 ns	1
IIR Filter (per Biquad)	60 ns	4
Divide Y/X	90 ns	6
Inverse Square Root $(1/\sqrt{x})$	135 ns	9
DMA Transfers	264 Mbytes/sec.	

# **ADSP-21000 FAMILY CORE ARCHITECTURE**

The ADSP-21065L is code and function compatible with the ADSP-21060/ADSP-21061/ADSP-21062. The ADSP-21065L includes the following architectural features of the SHARC family core.




Figure 2. ADSP-21065L Single-Processor System

# **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

# **Data Register File**

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

### Single-Cycle Fetch of Instruction and Two Operands

The ADSP-21065L features an enhanced Super Harvard Architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses, and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

# **Instruction Cache**

The ADSP-21065L includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions that fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

### Data Address Generators with Hardware Circular Buffers

The ADSP-21065L's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data

structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The ADSP-21065L's two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

#### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21065L can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

#### **ADSP-21065L FEATURES**

The ADSP-21065L is designed to achieve the highest system throughput to enable maximum system performance. It can be clocked by either a crystal or a TTL-compatible clock signal. The ADSP-21065L uses an input clock with a frequency equal to half the instruction rate—a 33 MHz input clock yields a 15 ns processor cycle (which is equivalent to 66 MHz). Interfaces on the ADSP-21065L operate as shown below. Hereafter in this document, 1x = input clock frequency, and 2x = processor's instruction rate.

The following clock operation ratings are based on 1x = 33 MHz (instruction rate/core = 66 MHz):

SDRAM 66 MHz
External SRAM 33 MHz
Serial Ports 33 MHz
Multiprocessing 33 MHz
Host (Asynchronous) 33 MHz

Augmenting the ADSP-21000 family core, the ADSP-21065L adds the following architectural features:

# **Dual-Ported On-Chip Memory**

The ADSP-21065L contains 544 Kbits of on-chip SRAM, organized into two banks: Bank 0 has 288 Kbits, and Bank 1 has 256 Kbits. Bank 0 is configured with 9 columns of  $2K \times 16$  bits, and Bank 1 is configured with 8 columns of  $2K \times 16$  bits. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle (see Figure 4 for the ADSP-21065L Memory Map).

On the ADSP-21065L, the memory can be configured as a maximum of 16K words of 32-bit data, 34K words for 16-bit data, 10K words of 48-bit instructions (and 40-bit data) or combinations of different word sizes up to 544 Kbits. All the memory can be accessed as 16-bit, 32-bit or 48-bit.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM and PM busses in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-21065L's external port.

# Off-Chip Memory and Peripherals Interface

The ADSP-21065L's external port provides the processor's interface to off-chip memory and peripherals. The 64M words, off-chip address space is included in the ADSP-21065L's unified address space. The separate on-chip buses—for program memory, data memory and I/O—are multiplexed at the external port to create an external system bus with a single 24-bit address bus, four memory selects, and a single 32-bit data bus. The on-chip Super Harvard Architecture provides three bus performance, while the off-chip unified address space gives flexibility to the designer.

#### **SDRAM Interface**

The SDRAM interface enables the ADSP-21065L to transfer data to and from synchronous DRAM (SDRAM) at 2x clock frequency. The synchronous approach coupled with 2x clock frequency supports data transfer at a high throughput—up to 220 Mbytes/sec.

The SDRAM interface provides a glueless interface with standard SDRAMs—16 Mb, 64 Mb, and 128 Mb—and includes options to support additional buffers between the ADSP-21065L and SDRAM. The SDRAM interface is extremely flexible and provides capability for connecting SDRAMs to any one of the ADSP-21065L's four external memory banks.

Systems with several SDRAM devices connected in parallel may require buffering to meet overall system timing requirements. The ADSP-21065L supports pipelining of the address and control signals to enable such buffering between itself and multiple SDRAM devices.

# **Host Processor Interface**

The ADSP-21065L's host interface provides easy connection to standard microprocessor buses—8-, 16-, and 32-bit—requiring little additional hardware. Supporting asynchronous transfers at speeds up to 1x clock frequency, the host interface is accessed through the ADSP-21065L's external port. Two channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-21065L's external bus with the host bus request (HBR), host bus grant (HBG), and ready (REDY) signals. The host can directly read and write the IOP registers of the ADSP-21065L and can access the DMA channel setup and mailbox registers. Vector interrupt support enables efficient execution of host commands.

# **DMA Controller**

The ADSP-21065L's on-chip DMA controller allows zero-overhead, nonintrusive data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-21065L's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21065L's internal memory and its serial ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit internal words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-21065L—eight via the serial ports, and two via the processor's external port (for either host processor, other ADSP-21065L, memory or

–4– REV. C

I/O transfers). Programs can be downloaded to the ADSP-21065L using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines  $(\overline{DMAR}_{1\text{-}2},\overline{DMAG}_{1\text{-}2}).$  Other DMA features include interrupt generation on completion of DMA transfers and DMA chaining for automatically linked DMA transfers.

#### **Serial Ports**

The ADSP-21065L features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at 1x clock frequency, providing each with a maximum data rate of 33 Mbit/s. Each serial port has a primary and a secondary set of transmit and receive channels. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports supports three operation modes: DSP serial port mode, I<sup>2</sup>S mode (an interface commonly used by audio codecs), and TDM (Time Division Multiplex) multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with selectable word lengths of 3 bits to 32 bits. They offer selectable synchronization and transmit modes and optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated. The serial ports also include keyword and keymask features to enhance interprocessor communication.

# Programmable Timers and General-Purpose I/O Ports

The ADSP-21065L has two independent timer blocks, each of which performs two functions—Pulsewidth Generation and Pulse Count and Capture.

In Pulsewidth Generation mode, the ADSP-21065L can generate a modulated waveform with an arbitrary pulsewidth within a maximum period of 71.5 secs.

In Pulse Counter mode, the ADSP-21065L can measure either the high or low pulsewidth and the period of an input waveform.

The ADSP-21065L also contains twelve programmable, general purpose I/O pins that can function as either input or output. As output, these pins can signal peripheral devices; as input, these pins can provide the test for conditional branching.

# **Program Booting**

The internal memory of the ADSP-21065L can be booted at system power-up from an 8-bit EPROM, a host processor, or external memory. Selection of the boot source is controlled by the  $\overline{BMS}$  (Boot Memory Select) and BSEL (EPROM Boot) pins. Either 8-, 16-, or 32-bit host processors can be used for booting. For details, see the descriptions of the  $\overline{BMS}$  and BSEL pins in the Pin Descriptions section of this data sheet.

### Multiprocessing

The ADSP-21065L offers powerful features tailored to multiprocessing DSP systems. The unified address space allows direct interprocessor accesses of both ADSP-21065L's IOP registers. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing a maximum of two ADSP-21065Ls and a host processor. Master processor changeover incurs only one cycle of overhead. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 132 Mbytes/sec over the external port.

### **DEVELOPMENT TOOLS**

The ADSP-21065L is supported with a complete set of software and hardware development tools, including the EZ-ICE® In-Circuit Emulator and development software.

The same EZ-ICE hardware that you use for the ADSP-21060/ADSP-21062 also fully emulates the ADSP-21065L.

Both the SHARC Development Tools family and the VisualDSP<sup>®</sup> integrated project management and debugging environment support the ADSP-21065L. The VisualDSP project management environment enables you to develop and debug an application from within a single integrated program.

The SHARC Development Tools include an easy to use Assembler that is based on an algebraic syntax; an Assembly library/ librarian; a linker; a loader; a cycle-accurate, instruction-level simulator; a C compiler; and a C run-time library that includes DSP and mathematical functions.

Debugging both C and Assembly programs with the Visual DSP debugger, you can:

- View Mixed C and Assembly Code
- Insert Break Points
- Set Watch Points
- Trace Bus Activity
- Profile Program Execution
- Fill and Dump Memory
- Create Custom Debugger Windows

The Visual IDE enables you to define and manage multiuser projects. Its dialog boxes and property pages enable you to configure and manage all of the SHARC Development Tools. This capability enables you to:

- Control how the development tools process inputs and generate outputs.
- Maintain a one-to-one correspondence with the tool's command line switches.

The EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21065L processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards multiprocessor SHARC VME boards, and daughter and modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC™ module specification. Third Party software tools include an Ada compiler, DSP libraries, operating systems, and block diagram design tools.

# Additional Information

For detailed information on the ADSP-21065L instruction set and architecture, see the *ADSP-21065L SHARC User's Manual*, Third Edition, and the *ADSP-21065L SHARC Technical Reference*.

EZ-ICE and VisualDSP are registered trademarks of Analog Devices, Inc. SHARCPAC is a trademark of Analog Devices, Inc.




Figure 3. Multiprocessing System

-6- REV. C

# PIN DESCRIPTIONS

ADSP-21065L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{\text{TRST}}$ ).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR<sub>23-0</sub>, DATA<sub>31-0</sub>, FLAG<sub>11-0</sub>,  $\overline{SW}$ , and inputs that have internal pull-up or pull-down resistors ( $\overline{CPA}$ , ACK, DTxX, DRxX, TCLKx, RCLKx, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

I = Input S = Synchronous P = Power Supply (O/D) = Open Drain O = Output A = Asynchronous G = Ground (A/D) = Active Drive

T = Three-state (when  $\overline{SBTS}$  is asserted, or when the ADSP-2106x is a bus slave)

Pin	Type	Function
ADDR <sub>23-0</sub>	I/O/T	External Bus Address. The ADSP-21065L outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the IOP registers of the other ADSP-21065L. The ADSP-21065L inputs addresses when a host processor or multiprocessing bus master is reading or writing its IOP registers.
DATA <sub>31-0</sub>	I/O/T	<b>External Bus Data</b> . The ADSP-21065L inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 31-0. 16-bit short word data is transferred over bits 15-0 of the bus. Pull-up resistors on unused DATA pins are not necessary.
$\overline{\text{MS}}_{3\text{-}0}$	I/O/T	<b>Memory Select Lines</b> . These lines are asserted as chip selects for the corresponding banks of external memory. Internal ADDR <sub>25-24</sub> are decoded into $\overline{MS}_{3-0}$ . The $\overline{MS}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{MS}_{3-0}$ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. Additionally, an $\overline{MS}_{3-0}$ line which is mapped to SDRAM may be asserted even when no SDRAM access is active. In a multiprocessor system, the $\overline{MS}_{3-0}$ lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe</b> . This pin is asserted when the ADSP-21065L reads from external memory devices or from the IOP register of another ADSP-21065L. External devices (including another ADSP-21065L) must assert $\overline{\text{RD}}$ to read from the ADSP-21065L's IOP registers. In a multiprocessor system, $\overline{\text{RD}}$ is output by the bus master and is input by another ADSP-21065L.
WR	I/O/T	<b>Memory Write Strobe.</b> This pin is asserted when the ADSP-21065L writes to external memory devices or to the IOP register of another ADSP-21065L. External devices must assert $\overline{WR}$ to write to the ADSP-21065L's IOP registers. In a multiprocessor system, $\overline{WR}$ is output by the bus master and is input by the other ADSP-21065L.
SW	I/O/T	<b>Synchronous Write Select.</b> This signal interfaces the ADSP-21065L to synchronous memory devices (including another ADSP-21065L). The ADSP-21065L asserts $\overline{SW}$ to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessor system, $\overline{SW}$ is output by the bus master and is input by the other ADSP-21065L to determine if the multiprocessor access is a read or write. $\overline{SW}$ is asserted at the same time as the address output.
ACK	I/O/S	<b>Memory Acknowledge</b> . External devices can deassert ACK to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21065L deasserts ACK as an output to add wait states to a synchronous access of its IOP registers. In a multiprocessor system, a slave ADSP-21065L deasserts the bus master's ACK input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
<u>SBTS</u>	I/S	Suspend Bus Three-State. External devices can assert $\overline{\text{SBTS}}$ to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L attempts to access external memory while $\overline{\text{SBTS}}$ is asserted, the processor will halt and the memory access will not finish until $\overline{\text{SBTS}}$ is deasserted. $\overline{\text{SBTS}}$ should only be used to recover from host processor/ADSP-21065L deadlock.
$\overline{IRQ}_{2-0}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG <sub>11-0</sub>	I/O/A	Flag Pins. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.

REV. C -7-

Pin	Type	Function
HBR	I/A	<b>Host Bus Request.</b> Must be asserted by a host processor to request control of the ADSP-21065L's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the ADSP-21065L that is bus master will relinquish the bus and assert $\overline{HBG}$ . To relinquish the bus, the ADSP-21065L places the address, data, select, and strobe lines in a high impedance state. It does, however, continue to drive the SDRAM control pins. $\overline{HBR}$ has priority over all ADSP-21065L bus requests $(\overline{BR}_{2-1})$ in a multiprocessor system.
HBG	I/O	<b>Host Bus Grant</b> . Acknowledges an $\overline{HBR}$ bus request, indicating that the host processor may take control of the external bus. $\overline{HBG}$ is asserted by the ADSP-21065L until $\overline{HBR}$ is released. In a multiprocessor system, $\overline{HBG}$ is output by the ADSP-21065L bus master.
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-21065L.
REDY (O/D)	О	Host Bus Acknowledge. The ADSP-21065L deasserts REDY to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{CS}$ and $\overline{HBR}$ inputs are asserted.
$\overline{DMAR}_1$	I/A	DMA Request 1 (DMA Channel 9).
$\overline{\mathrm{DMAR}}_2$	I/A	DMA Request 2 (DMA Channel 8).
$\overline{\mathrm{DMAG}}_{\mathrm{1}}$	O/T	DMA Grant 1 (DMA Channel 9).
$\overline{\text{DMAG}}_2$	O/T	DMA Grant 2 (DMA Channel 8).
$\overline{BR}_{2-1}$	I/O/S	<b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-21065Ls to arbitrate for bus mastership. An ADSP-21065L drives its own $\overline{BRx}$ line (corresponding to the value of its ID <sub>2-0</sub> inputs) only and monitors all others. In a uniprocessor system, tie both $\overline{BRx}$ pins to VDD.
ID <sub>1-0</sub>	I	<b>Multiprocessing ID.</b> Determines which multiprocessor bus request $(\overline{BR}_1 - \overline{BR}_2)$ is used by ADSP-21065L. ID = 01 corresponds to $\overline{BR}_1$ , ID = 10 corresponds to $\overline{BR}_2$ . ID = 00 in single-processor systems. These lines are a system configuration selection which should be hard-wired or changed only at reset.
CPA (O/D)	I/O	Core Priority Access. Asserting its $\overline{CPA}$ pin allows the core processor of an ADSP-21065L bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{CPA}$ is an open drain output that is connected to both ADSP-21065Ls in the system. The $\overline{CPA}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, leave the $\overline{CPA}$ pin unconnected.
DTxX	О	<b>Data Transmit</b> (Serial Ports 0, 1; Channels A, B). Each DTxX pin has a 50 k $\Omega$ internal pullup resistor.
DRxX	I	<b>Data Receive</b> (Serial Ports 0, 1; Channels A, B). Each DRxX pin has a 50 kΩ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock</b> (Serial Ports 0, 1). Each TCLK pin has a 50 kΩ internal pull-up resistor.
RCLKx	I/O	Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 kΩ internal pull-up resistor.
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).
BSEL	I	<b>EPROM Boot Select.</b> When BSEL is high, the ADSP-21065L is configured for booting from an 8-bit EPROM. When BSEL is low, the BSEL and BMS inputs determine booting mode. See BMS for details. This signal is a system configuration selection which should be hardwired.

-8- REV. C

Pin	Type	e Function			
BMS I/O/T*		<b>Boot Memory Select.</b> Output: used as chip select for boot EPROM devices (when BSEL = 1). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that the ADSP-21065L will begin executing instructions from external memory. See following table. This input is a system configuration selection which should be hardwired.			
		*Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).			
		BSEL BMS Booting Mode			
		1 Output EPROM (connect BMS to EPROM chip select). 0 1 (Input) Host processor (HBW [SYSCON] bit selects host bus width). 0 0 (Input) No booting. Processor executes from external memory.			
CLKIN	I	<b>Clock In.</b> Used in conjunction with XTAL, configures the ADSP-21065L to use either its internal clock generator or an external clock source. The external crystal should be rated at 1x frequency.			
		Connecting the necessary components to CLKIN and XTAL enables the internal clock generator. The ADSP-21065L's internal clock generator multiplies the 1x clock to generate 2x clock for its core and SDRAM. It drives 2x clock out on the SDCLKx pins for the SDRAM interface to use. See also SDCLKx.			
		Connecting the 1x external clock to CLKIN while leaving XTAL unconnected configures the ADSP-21065L to use the external clock source. The instruction cycle rate is equal to 2x CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency.			
RESET	I/A	<b>Processor Reset.</b> Resets the ADSP-21065L to a known state and begins execution at the program memory location specified by the hardware reset vector address. This input must be asserted at power-up.			
TCK	I	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.			
TMS	I/S	<b>Test Mode Select (JTAG).</b> Used to control the test state machine. TMS has a 20 k $\Omega$ internal pull-up resistor.			
TDI	I/S	<b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.			
TDO	O	Test Data Output (JTAG). Serial scan output of the boundary scan path.			
TRST	I/A	<b>Test Reset (JTAG).</b> Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21065L. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.			
EMU (O/D)	O	<b>Emulation Status.</b> Must be connected to the ADSP-21065L EZ-ICE target board connector only.			
BMSTR	O	<b>Bus Master Output.</b> In a multiprocessor system, indicates whether the ADSP-21065L is current bus master of the shared external bus. The ADSP-21065L drives BMSTR high only while it is the bus master. In a single-processor system (ID = 00), the processor drives this pin high.			
CAS	I/O/T	SDRAM Column Access Strobe. Provides the column address. In conjunction with RAS, MSx, SDWE, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.			
RAS	I/O/T	<b>SDRAM Row Access Strobe.</b> Provides the row address. In conjunction with $\overline{CAS}$ , $\overline{MSx}$ , $\overline{SDWE}$ , SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.			
SDWE	I/O/T	<b>SDRAM Write Enable.</b> In conjunction with $\overline{CAS}$ , $\overline{RAS}$ , $\overline{MS}x$ , SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.			
DQM	O/T	<b>SDRAM Data Mask.</b> In write mode, DQM has a latency of zero and is used to block write operations.			
SDCLK <sub>1-0</sub>	I/O/S/T	<b>SDRAM 2x Clock Output.</b> In systems with multiple SDRAM devices connected in parallel, supports the corresponding increased clock load requirements, eliminating need of off-chip clock buffers. Either SDCLK <sub>1</sub> or both SDCLKx pins can be three-stated.			
SDCKE	I/O/T	<b>SDRAM Clock Enable.</b> Enables and disables the CLK signal. For details, see the data sheet supplied with your SDRAM device.			


REV. C -9-

# ADSP-210651

Pin	Type	Function
SDA10	O/T	<b>SDRAM A10 Pin.</b> Enables applications to refresh an SDRAM in parallel with a host access.
$\overline{\text{XTAL}}$	О	<b>Crystal Oscillator Terminal.</b> Used in conjunction with CLKIN to enable the ADSP-21065L's internal clock generator or to disable it to use an external clock source. See CLKIN.
PWM_EVENT <sub>1-0</sub>	I/O/A	<b>PWM Output/Event Capture.</b> In PWMOUT mode, is an output pin and functions as a timer counter. In WIDTH_CNT mode, is an input pin and functions as a pulse counter/event capture.
VDD	P	Power Supply; nominally +3.3 V dc. (33 pins)
GND	G	Power Supply Return. (37 pins)
NC		Do Not Connect. Reserved pins that must be left open and unconnected. (7 pins)

# **CLOCK SIGNALS**

The ADSP-21065L can use an external clock or a crystal. See CLKIN pin description. You can configure the ADSP-21065L to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. You can use either a crystal operating in the fundamental mode or a crystal operating at an overtone. Figure 4 shows the component connections used for a crystal operating in fundamental mode, and Figure 5 shows the component connections used for a crystal operating at an overtone.



SUGGESTED COMPONENTS FOR 30 MHz OPERATION:
ECLIPTEK EC2SM-33-30.000M (SURFACE MOUNT PACKAGE)
ECLIPTEK EC-33-30.000M (THROUGH-HOLE PACKAGE)
C1 = 33pF
C2 = 27pF
NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1.
CONTACT CRYSTAL MANUFACTURER FOR DETAILS.

Figure 4. 30 MHz Operation (Fundamental Mode Crystal)




Figure 5. 30 MHz Operation (3rd Overtone Crystal)

# TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU and GND signals be made accessible on the target system via a 14-pin connector (a 2 row x 7 pin strip header) such as that shown in Figure 6. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you, intend to use the ADSP-2106x EZ-ICE.

The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pins should be limited to 15 inches maximum for guaranteed operation. This restriction on length must include EZ-ICE JTAG signals, which are routed to one or more 2106x devices or to a combination of 2106xs and other JTAG devices on the chain.

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—you must remove Pin 3 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.




Figure 6. Target Board Connector for ADSP-2106x EZ-ICE (JTAG Header)

The BTMS, BTCK,  $\overline{BTRST}$  and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins. If you are not going to use the test access port for board testing, tie  $\overline{BTRST}$  to GND and tie or pull-up BTCK to  $V_{DD}$ . The  $\overline{TRST}$  pin must be asserted after power-up (through  $\overline{BTRST}$  on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:

Signal	Termination
TMS	Driven through 22 $\Omega$ resistor (16 mA driver)
TCK	Driven at 10 MHz through 22 Ω resistor (16 mA driver)
TRST*	Driven through 22 $\Omega$ resistor (16 mA driver) (pulled up by on-chip 20 k $\Omega$ resistor)
TDI	Driven by $22 \Omega$ resistor (16 mA driver)
TDO	One TTL load, Split Termination (160/220)
CLKIN	One TTL load, Split Termination (160/220). (Caution: Do not connect to CLKIN if
	internal XTAL oscillator is used.)
EMU	Active Low 4.7 k $\Omega$ pull-up resistor, one TTL load (open-drain output from ADSP-2106xs)

<sup>\*</sup>TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, TRST is driven high.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping two ADSP-21065Ls in a synchronous manner. If you do not need these operations to occur synchronously on the two processors, simply tie Pin 4 of the EZ-ICE header to ground.

For systems which use the internal clock generator and an external discrete crystal, do not directly connect the CLKIN pin to the JTAG probe. This will load the oscillator circuit and possibly cause it to fail to oscillate. Instead the JTAG probe's CLKIN can be driven by the XTAL pin through a high impedance buffer.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one cycle between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and  $\overline{\text{EMU}}$  should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board.

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO,  $\overline{\text{EMU}}$  and  $\overline{\text{TRST}}$  are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference.

REV. C –11–

# ADSP-21065L—SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS

		Test	C Grade		K Grade			
Parameter		Conditions	Min	Max	Min	Max	Unit	
$V_{DD}$ $T_{CASE}$	Supply Voltage Case Operating Temperature		3.13 -40	3.60 +100	3.13 0	3.60 +85	°C	
$egin{array}{c} V_{IH} \ V_{IL1} \ V_{IL2} \ \end{array}$	High Level Input Voltage Low Level Input Voltage <sup>1</sup> Low Level Input Voltage <sup>2</sup>	@ V <sub>DD</sub> = max @ V <sub>DD</sub> = min @ V <sub>DD</sub> = min	2.0 -0.5 -0.5	V <sub>DD</sub> + 0.5 0.8 0.7	2.0 -0.5 -0.5	V <sub>DD</sub> + 0.5 0.8 0.7	V V V	

NOTE

See Environmental Conditions for information on thermal specifications.

# **ELECTRICAL CHARACTERISTICS**

			C and	K Grades	
Param	eter	Test Conditions	Min	Max	Unit
$V_{OH}$	High Level Output Voltage <sup>3</sup>	@ $V_{DD}$ = min, $I_{OH}$ = -2.0 mA <sup>4</sup>	2.4		V
$V_{OL}$	Low Level Output Voltage <sup>3</sup>	@ $V_{DD}$ = min, $I_{OL}$ = 4.0 mA <sup>4</sup>		0.4	V
${ m I}_{ m IH}$	High Level Input Current <sup>5</sup>	$@V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = V_{\mathrm{DD}} \mathrm{max}$		10	μΑ
${ m I}_{ m IL}$	Low Level Input Current <sup>5</sup>	$@V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = 0 \mathrm{V}$		10	μA
$I_{ILP}$	Low Level Input Current <sup>6</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μΑ
$I_{OZH}$	Three-State Leakage Current <sup>7, 8, 9, 10</sup>	$@V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = V_{\mathrm{DD}} \mathrm{max}$		10	μA
$I_{OZL}$	Three-State Leakage Current <sup>7</sup>	$@V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = 0 \mathrm{V}$		8	μA
$I_{OZLS}$	Three-State Leakage Current <sup>8</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μΑ
$I_{OZLA}$	Three-State Leakage Current <sup>11</sup>	$@V_{DD} = max, V_{IN} = 1.5 \text{ V}$		350	μA
$I_{OZLAR}$	Three-State Leakage Current <sup>10</sup>	$@V_{DD} = max, V_{IN} = 0 V$		4	mA
$I_{OZLC}$	Three-State Leakage Current <sup>9</sup>	$@V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = 0 \mathrm{V}$		1.5	mA
$C_{IN}$	Input Capacitance <sup>12, 13</sup>	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		8	pF

### NOTES

Specifications subject to change without notice.

# ABSOLUTE MAXIMUM RATINGS\*

Supply Voltage0.3 V to +4.	6 V
Input Voltage $-0.5 \text{ V}$ to $V_{DD}$ + 0.	5 V
Output Voltage Swing0.5 V to V <sub>DD</sub> + 0.	5 V
Load Capacitance	pF
Junction Temperature Under Bias	)°C

Storage Temperature Range	65°C to +15	50°C
Lead Temperature (5 seconds	s) 28	30°C

<sup>\*</sup>Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# ESD SENSITIVITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-21065L features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹ Applies to input and bidirectional pins: DATA  $_{31-0}$ , ADDR  $_{23-0}$ , BSEL,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{IRQ}}_{2-0}$ , FLAG $_{11-0}$ ,  $\overline{\text{HBG}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR1}}$ ,  $\overline{\text{DMAR2}}$ ,  $\overline{\text{BR}}_{2-1}$ ,  $\overline{\text{ID}}_{2-0}$ , RPBA,  $\overline{\text{CPA}}$ , TFS0, TFS1, RFS0, RFS1,  $\overline{\text{BMS}}$ , TMS, TDI, TCK,  $\overline{\text{HBR}}$ , DR0A, DR1A, DR0B, DR1B, TCLK0, TCLK1, RCLK0, RCLK1,  $\overline{\text{RESET}}$ ,  $\overline{\text{TRST}}$ , PWM\_EVENT0, PWM\_EVENT1,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{SDWE}}$ ,  $\overline{\text{SDCKE}}$ .

<sup>&</sup>lt;sup>2</sup> Applies to input pin CLKIN.

<sup>&</sup>lt;sup>3</sup> Applies to output and bidirectional pins: DATA<sub>31-0</sub>, ADDR<sub>23-0</sub>, MS<sub>3-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , ACK, FLAG<sub>11-0</sub>,  $\overline{\text{HBG}}$ , REDY,  $\overline{\text{DMAG1}}$ ,  $\overline{\text{DMAG2}}$ ,  $\overline{\text{BR}}_{2-1}$ ,  $\overline{\text{CPA}}$ , TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, DT0A, DT1A, DT0B, DT1B, XTAL,  $\overline{\text{BMS}}$ , TD0,  $\overline{\text{EMU}}$ , BMSTR, PWM\_EVENT0, PWM\_EVENT1,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , DQM,  $\overline{\text{SDWE}}$ , SDCLK0, SDCLK1,  $\overline{\text{SDCKE}}$ , SDA10.

<sup>&</sup>lt;sup>4</sup> See Output Drive Currents for typical drive current capabilities.

<sup>&</sup>lt;sup>5</sup> Applies to input pins: ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{IRQ}}_{2-0}$ ,  $\overline{\text{HBR}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR1}}$ ,  $\overline{\text{DMAR2}}$ ,  $\overline{\text{ID}}_{1-0}$ , BSEL, CLKIN,  $\overline{\text{RESET}}$ , TCK (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>1-0</sub> = 01 and another ADSP-21065L is not requesting bus mastership.)

<sup>&</sup>lt;sup>6</sup>Applies to input pins with internal pull-ups: DR0A, DR1A, DR0B, DR1B, TRST, TMS, TDI.

<sup>&</sup>lt;sup>7</sup>Applies to three-statable pins:  $\overline{DATA_{31-0}}$ ,  $\overline{ADDR_{23-0}}$ ,  $\overline{\overline{MS}_{3-0}}$ ,  $\overline{\overline{RD}}$ ,  $\overline{\overline{WR}}$ ,  $\overline{SW}$ ,  $\overline{ACK}$ ,  $\overline{FLAG_{11-0}}$ ,  $\overline{REDY}$ ,  $\overline{\overline{HBG}}$ ,  $\overline{DMAG_1}$ ,  $\overline{DMAG_2}$ ,  $\overline{BMS}$ ,  $\overline{TDO}$ ,  $\overline{\overline{RAS}}$ ,  $\overline{\overline{CAS}}$ ,  $\overline{DQM}$ ,  $\overline{SDWE}$ ,  $\overline{SDCLK0}$ ,  $\overline{SDCLK1}$ ,  $\overline{SDCKE}$ ,  $\overline{SDA10}$ , and  $\overline{EMU}$  (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when  $\overline{ID_{1-0}} = 01$  and another ADSP-21065L is not requesting bus mastership).

<sup>&</sup>lt;sup>8</sup> Applies to three-statable pins with internal pull-ups: DT0A, DT1A, DT0B, DT1B, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>9</sup>Applies to CPA pin.

<sup>&</sup>lt;sup>10</sup>Applies to ACK pin when pulled up.

<sup>&</sup>lt;sup>11</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

<sup>&</sup>lt;sup>13</sup>Applies to all signal pins.

### **POWER DISSIPATION ADSP-21065L**

These specifications apply to the internal power portion of  $V_{\rm DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note SHARC Power Dissipation Measurements.

Specifications are based on the following operating scenarios:

**Table II. Internal Current Measurements** 

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type Instruction Fetch	Multifunction	Multifunction	Single Function
	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

 $%PEAK \times I_{DDINPEAK} + %HIGH \times I_{DDINHIGH} + %LOW \times I_{DDINLOW} + %IDLE \times I_{DDIDLE} = POWER CONSUMPTION$  (See note 4 below Table III.)

OR  $\%PEAK \times I_{DDINPEAK} + \%HIGH \times I_{DDINHIGH} + \%LOW \times I_{DDINLOW} + \%IDLE16 \times I_{DDIDLE16} = POWER CONSUMPTION$  (See note 5 below Table III.)

**Table III. Internal Current Measurement Scenarios** 

Parameter		Test Conditions	Max	Unit
I <sub>DDINPEAK</sub>	Supply Current (Internal) <sup>1</sup>	$t_{\rm CK}$ = 33 ns, $V_{\rm DD}$ = max	470	mA
		$t_{CK} = 30 \text{ ns}, V_{DD} = \text{max}$	510	mA
I <sub>DDINHIGH</sub>	Supply Current (Internal) <sup>2</sup>	$t_{CK} = 33 \text{ ns}, V_{DD} = \text{max}$	275	mA
		$t_{CK} = 30 \text{ ns}, V_{DD} = \text{max}$	300	mA
$I_{DDINLOW}$	Supply Current (Internal) <sup>3</sup>	$t_{CK} = 33 \text{ ns}, V_{DD} = \text{max}$	240	mA
		$t_{CK} = 30 \text{ ns}, V_{DD} = \text{max}$	260	mA
$I_{DDIDLE}$	Supply Current (IDLE) <sup>4</sup>	$t_{\rm CK}$ = 33 ns, $V_{\rm DD}$ = max	150	mA
		$t_{CK} = 30 \text{ ns}, V_{DD} = \text{max}$	155	mA
$I_{\text{DDIDLE}_{16}}$	Supply Current (IDLE16) <sup>5</sup>	$V_{\rm DD} = \max$	50	mA

#### NOTES

# TIMING SPECIFICATIONS

# **General Notes**

Two speed grades of the ADSP-21065L are offered, 60 MHz and 66 MHz instruction rates. The specifications shown are based on a CLKIN frequency of 30 MHz ( $t_{\rm CK}$  = 33.3 ns). The DT derating allows specifications at other CLKIN frequencies (within the min-max range of the  $t_{\rm CK}$  specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 33.3 ns:

$$DT = (t_{CK} - 33.3)/32$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

See Figure 27 in Equivalent Device Loading for AC Measurements (Includes All Fixtures) for voltage reference levels.

REV. C –13–

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>&</sup>lt;sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code.

<sup>&</sup>lt;sup>3</sup>I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>4</sup>IDLE denotes ADSP-21065L state during execution of IDLE instruction.

<sup>&</sup>lt;sup>5</sup>IDLE16 denotes ADSP-21065L state during execution of IDLE16 instruction.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(O/D) = Open Drain

(A/D) = Active Drive

		66 N	MHz	60 N	ИHz	
Parameter	•	Min	Max	Min	Max	Unit
Clock Inpu	ıt					
Timing Requ	uirements:					
$t_{CK}$	CLKIN Period	30.00	100	33.33	100	ns
$t_{CKL}$	CLKIN Width Low	7.0		7.0		ns
$t_{CKH}$	CLKIN Width High	5.0		5.0		ns
$t_{CKRF}$	CLKIN Rise/Fall (0.4 V-2.0 V)		3.0		3.0	ns




Figure 7. Clock Input

Parameter	Min	Max	Unit
Reset			
Timing Requirements:  twrst RESET Pulsewidth Low <sup>1</sup>	2 t <sub>CK</sub>		ns
t <sub>SRST</sub> RESET Setup Before CLKIN High <sup>2</sup>	23.5 + 24	DT t <sub>CK</sub>	ns

#### NOTES

 $^{1}$ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 3000 CLKIN cycles while  $\overline{\text{RESET}}$  is low, assuming stable  $V_{\text{DD}}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>&</sup>lt;sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.




Figure 8. Reset

Parameter		Min	Max	Unit
Interrupts Timing Requi	rements.			
t <sub>SIR</sub>	IRQ2-0 Setup Before CLKIN High or Low <sup>1</sup>	11.0 + 12 D'	=	ns
t <sub>HIR</sub> t <sub>IPW</sub>	IRQ 2-0 Hold Before CLKIN High or Low <sup>1</sup> IRQ 2-0 Pulsewidth <sup>2</sup>	$2.0 + t_{CK}/2$	0.0 + 12 DT	ns ns

# NOTES

–14– REV. C

<sup>&</sup>lt;sup>1</sup>Only required for  $\overline{IRQ}x$  recognition in the following cycle.

 $<sup>^2\</sup>mbox{Applies}$  only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.




Figure 9. Interrupts

Paramete	r	Min	Max	Unit
Timer Timing Req t <sub>STI</sub> t <sub>HTI</sub>	quirements: Timer Setup Before SDCLK High Timer Hold After SDCLK High	0.0 6.0		ns ns
Switching ( t <sub>DTEX</sub> t <sub>HTEX</sub>	Characteristics: Timer Delay After SDCLK High Timer Hold After SDCLK High	-5.0	1.0	ns ns

Paramet	er	Min	Max	Unit
Flags				
Timing Re	equirements:			
t <sub>SFI</sub>	FLAG <sub>11-0</sub> IN Setup Before SDCLK High <sup>1</sup>	-2.0		ns
$t_{ m HFI}$	FLAG <sub>11-0</sub> IN Hold After SDCLK High <sup>1</sup>	6.0		ns
Switching	Characteristics:			
$t_{\mathrm{DFO}}$	FLAG <sub>11-0</sub> OUT Delay After SDCLK High		1.0	ns
$t_{ m HFO}$	FLAG <sub>11-0</sub> OUT Hold After SDCLK High	-4.0		ns
$t_{DFOE}$	SDCLK High to FLAG <sub>11-0</sub> OUT Enable	-4.0		ns
$t_{DFOD}$	SDCLK High to FLAG <sub>11-0</sub> OUT Disable		-1.75	ns

# NOTE

<sup>&</sup>lt;sup>1</sup>Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.




Figure 10. Flags

REV. C –15–

# Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Paramete	er	Min	Max	Unit
Timing Re	quirements:			
$t_{DAD}$	Address, Selects Delay to Data Valid <sup>1, 2</sup>		28.0 + 32 DT + W	ns
$t_{DRLD}$	RD Low to Data Valid <sup>1</sup>		24.0 + 26 DT + W	ns
$t_{HDA}$	Data Hold from Address Selects <sup>3</sup>	0.0		ns
t <sub>HDRH</sub>	Data Hold from $\overline{\rm RD}$ High <sup>3</sup>	0.0		ns
$t_{DAAK}$	ACK Delay from Address, Selects <sup>2, 3</sup>		24.0 + 30 DT + W	ns
$t_{DSAK}$	ACK Delay from $\overline{\text{RD}}$ Low <sup>3</sup>		19.5 + 24 DT + W	ns
Switching	Characteristics:			
t <sub>DRHA</sub>	Address, Selects Hold After RD High	-1.0 + H		ns
$t_{\mathrm{DARL}}$	Address, Selects to RD Low <sup>2</sup>	3.0 + 6 DT		ns
$t_{RW}$	RD Pulsewidth	25.0 + 26 DT	+ W	ns
t <sub>RWR</sub>	$\overline{\text{RD}}$ High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ Low	4.5 + 6 DT +	HI	ns
t <sub>RDGL</sub>	$\overline{\text{RD}}$ High to $\overline{\text{DMAG}}$ x Low	11.0 +12 DT	+ HI	ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

<sup>&</sup>lt;sup>3</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t<sub>SACKC</sub> and t<sub>HACKC</sub> must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).




Figure 11. Memory Read—Bus Master

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

<sup>&</sup>lt;sup>1</sup>Data Delay/Setup: User must meet t<sub>DAD</sub> or to t<sub>DRLD</sub> or synchronous specification t<sub>SSDATI</sub>.

<sup>&</sup>lt;sup>2</sup>The falling edge of MSx, SW, BMS, are referenced.

# Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Parameter	r	Min	Max	Unit
Timing Req	uirements:			
t <sub>DAAK</sub>	ACK Delay from Address <sup>1, 2</sup>		24.0 + 30 DT + W	ns
$t_{DSAK}$	ACK Delay from $\overline{ m WR}$ Low <sup>1</sup>		19.5 + 24 DT + W	ns
Switching C	Characteristics:			
$t_{DAWH}$	Address, Selects to $\overline{WR}$ Deasserted <sup>2</sup>	29.0 + 31 DT + V	W	ns
$t_{\mathrm{DAWL}}$	Address, Selects to $\overline{\rm WR}~{\rm Low^2}$	3.5 + 6 DT		ns
$t_{WW}$	WR Pulsewidth	24.5 + 25 DT + V	W	ns
$t_{ m DDWH}$	Data Setup Before WR High	15.5 + 19 DT + V	W	ns
$t_{DWHA}$	Address Hold After WR Deasserted	0.0 + 1 DT + H		ns
t <sub>DATRWH</sub>	Data Disable After $\overline{\text{WR}}$ Deasserted <sup>3</sup>	1.0 + 1 DT + H	4.0 + 1 DT + H	ns
$t_{WWR}$	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{WR}}$ , $\overline{\mathrm{RD}}$ Low	4.5 + 7 DT + H		ns
twRDGL	$\overline{WR}$ High to $\overline{DMAG}x$ Low	11.0 + 13 DT + 1	H	ns
$t_{\rm DDWR}$	Data Disable Before $\overline{WR}$ or $\overline{RD}$ Low	3.5 + 6 DT + I		ns
$t_{ m WDE}$	WR Low to Data Enabled	4.5 + 6 DT		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

### NOTES

<sup>&</sup>lt;sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 12. Memory Write-Bus Master

REV. C –17–

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>&</sup>lt;sup>1</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t<sub>SACKC</sub> and t<sub>HACKC</sub> must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

<sup>&</sup>lt;sup>2</sup>The falling edge of  $\overline{MS}x$ ,  $\overline{SW}$ , and  $\overline{BMS}$  is referenced.

# Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave ADSP-21065L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-21065L, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21065L must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Paramete	r	Min	Max	Unit
Timing Req	uirements:			
$t_{SSDATI}$	Data Setup Before CLKIN	0.25 + 2 DT		ns
$t_{HSDATI}$	Data Hold After CLKIN	4.0 – 2 DT		ns
$t_{DAAK}$	ACK Delay After Address, $\overline{MS}x$ , $\overline{SW}$ , $\overline{BMS}^{1,2}$		24.0 + 30 DT + W	ns
$t_{SACKC}$	ACK Setup Before CLKIN <sup>1</sup>	2.75 + 4 DT		ns
$t_{\text{HACK}}$	ACK Hold After CLKIN	2.0 – 4 DT		ns
Switching (	Characteristics:			
$t_{\mathrm{DADRO}}$	Address, $\overline{MS}x$ , $\overline{BMS}$ , $\overline{SW}$ Delay After CLKIN <sup>1</sup>		7.0 - 2 DT	ns
$t_{\rm HADRO}$	Address, $\overline{MS}x$ , $\overline{BMS}$ , $\overline{SW}$ Hold After CLKIN	0.5 – 2 DT		ns
$t_{DRDO}$	RD High Delay After CLKIN	0.5 – 2 DT	6.0 - 2 DT	ns
$t_{DWRO}$	WR High Delay After CLKIN	0.0 – 3 DT	6.0 - 3 DT	ns
$t_{\mathrm{DRWL}}$	RD/WR Low Delay After CLKIN	7.5 + 4 DT	11.75 + 4 DT	ns
$t_{ m DDATO}$	Data Delay After CLKIN		22.0 + 10 DT	ns
$t_{DATTR}$	Data Disable After CLKIN <sup>3</sup>	1.0 – 2 DT	7.0 - 2  DT	ns
$t_{ m DBM}$	BMSTR Delay After CLKIN		3.0	ns
$t_{\text{HBM}}$	BMSTR Hold After CLKIN	-4.0		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

–18– REV. C

<sup>&</sup>lt;sup>1</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous specification t<sub>HDATI</sub>. See system hold time calculation under test conditions for the calculation of hold times given capacitive and dc loads.

<sup>&</sup>lt;sup>2</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t<sub>SACKC</sub> and t<sub>HACKC</sub> must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

<sup>&</sup>lt;sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 13. Synchronous Read/Write—Bus Master

REV. C –19–

# Synchronous Read/Write—Bus Slave

Use these specifications for ADSP-21065L bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Parameter	•	Min	Max	Unit
Timing Requ	uirements:			
t <sub>SADRI</sub>	Address, SW Setup Before CLKIN	24.5 + 25 DT		ns
t <sub>HADRI</sub>	Address, SW Hold Before CLKIN		4.0 + 8 DT	ns
$t_{SRWLI}$	RD/WR Low Setup Before CLKIN <sup>1</sup>	21.0 + 21 DT		ns
$t_{HRWLI}$	RD/WR Low Hold After CLKIN	-2.50 - 5 DT	7.5 + 7 DT	ns
$t_{RWHPI}$	RD/WR Pulse High	2.5		ns
$t_{SDATWH}$	Data Setup Before WR High	4.5		ns
$t_{\rm HDATWH}$	Data Hold After $\overline{ m WR}$ High	0.0		ns
Switching C	Characteristics:			
t <sub>SDDATO</sub>	Data Delay After CLKIN		31.75 + 21 DT	ns
$t_{\mathrm{DATTR}}$	Data Disable After CLKIN <sup>2</sup>	1.0 - 2  DT	7.0 - 2 DT	ns
$t_{DACK}$	ACK Delay After CLKIN		29.5 + 20 DT	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	6.0 – 2 DT	ns

### NOTES

For two ADSP-21065Ls to communicate synchronously as master and slave, certain master and slave specification combinations must be satisfied. Do not compare specification values directly to calculate master/slave clock skew margins for those specifications listed below. The following table shows the appropriate clock skew margin.

Table IV. Bus Master to Slave Skew Margins

Master Specification	Slave Specification	Skew Margin	
t <sub>SSDATI</sub>	t <sub>SDDATO</sub>	$t_{\rm CK} = 33.3 \text{ ns} + 2.25 \text{ ns}$	s
		$t_{\rm CK} = 30.0 \text{ ns} + 1.50 \text{ ns}$	S
t <sub>SACKC</sub>	t <sub>DACK</sub>	$t_{\rm CK} = 33.3 \text{ ns} + 3.00 \text{ ns}$	s
		$t_{\rm CK} = 30.0 \text{ ns} + 2.25 \text{ ns}$	s
$t_{DADRO}$	t <sub>SADRI</sub>	$t_{CK} = 33.3 \text{ ns} $ N/A	
		$t_{CK} = 30.0 \text{ ns} + 2.75 \text{ ns}$	S
t <sub>DRWL</sub> (Max)	t <sub>SRWLI</sub>	$t_{CK} = 33.3 \text{ ns} + 1.50 \text{ ns}$	S
		$t_{CK} = 30.0 \text{ ns} + 1.25 \text{ ns}$	S
t <sub>DRDO</sub> (Max)	t <sub>HRWLI</sub> (Max)	$t_{CK} = 33.3 \text{ ns}  N/A$	
		$t_{\rm CK} = 30.0 \text{ ns}$ 3.00 ns	
t <sub>DWRO</sub> (Max)	t <sub>HRWLI</sub> (Max)	$t_{CK} = 33.3 \text{ ns}  N/A$	
		$t_{\rm CK} = 30.0 \text{ ns}$ 3.75 ns	

-20- REV. C

 $<sup>^{1}</sup>t_{SRWLI}$  is specified when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,  $t_{SRWLI}$  (min) = 17.5 + 18 DT.  $^{2}$ See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 14. Synchronous Read/Write—Bus Slave

REV. C –21–

# Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-21065Ls (BRx) or a host processor (HBR, HBG).

Parameter		Min	Max	Unit
Timing Requir	rements:			
t <sub>HBGRCSV</sub>	HBG Low to RD/WR/CS Valid <sup>1</sup>		20.0 + 36 DT	ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>2</sup>	12.0 + 12 DT		ns
t <sub>HHBRI</sub>	HBR Hold Before CLKIN <sup>2</sup>		6.0 + 12 DT	ns
$t_{SHBGI}$	HBG Setup Before CLKIN	6.0 + 8 DT		ns
t <sub>HHBGI</sub>	HBG Hold Before CLKIN High		1.0 + 8 DT	ns
$t_{SBRI}$	$\overline{BRx}$ , $\overline{CPA}$ Setup Before CLKIN <sup>3</sup>	7.0 + 8 DT		ns
$t_{HBRI}$	BRx, CPA Hold Before CLKIN High		1.0 + 8 DT	ns
Switching Cha	uracteristics:			
t <sub>DHBGO</sub>	HBG Delay After CLKIN		8.0 - 2 DT	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN	1.0 – 2 DT		ns
$t_{\mathrm{DBRO}}$	BRx Delay After CLKIN		7.0 - 2 DT	ns
$t_{\rm HBRO}$	BRx Hold After CLKIN	1.0 – 2 DT		ns
$t_{DCPAO}$	CPA Low Delay After CLKIN		11.5 – 2 DT	ns
$t_{TRCPA}$	CPA Disable After CLKIN	1.0 – 2 DT	5.5 – 2 DT	ns
$t_{DRDYCS}$	REDY (O/D) or (A/D) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low <sup>4</sup>		13.0	ns
$t_{TRDYHG}$	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^4$	44.0 + 43 DT		ns
$t_{ARDYTR}$	REDY (A/D) Disable from $\overline{\text{CS}}$ or $\overline{\text{HBR}}$ High <sup>4</sup>		10.0	ns

### NOTES

-22- REV. C

 $<sup>^1</sup>$ For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR<sub>23-0</sub> must be a nonMMS value 1/2 t<sub>CK</sub> before  $\overline{RD}$  or  $\overline{WR}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the Host Processor Control of the ADSP-21065L section of the ADSP-21065L SHARC User's Manual, Second Edition.

<sup>&</sup>lt;sup>2</sup>Only required for recognition in the current cycle.

<sup>&</sup>lt;sup>3</sup> CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

 $<sup>^{4}(</sup>O/D)$  = open drain, (A/D) = active drive.




Figure 15. Multiprocessor Bus Request and Host Bus Request

REV. C –23–

# Asynchronous Read/Write—Host to ADSP-21065L

Use these specifications for asynchronous host processor accesses of an ADSP-21065L, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After the ADSP-21065L returns  $\overline{HBG}$ , the host can drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-21065L's IOP registers.  $\overline{HBR}$  and  $\overline{HBG}$  are assumed low for this timing. Writes can occur at a minimum interval of (1/2)  $t_{CK}$ .

Parameter		Min	Max	Unit
Read Cycle				
Timing Requir	rements:			
t <sub>SADRDL</sub>	Address Setup, CS Low Before RD Low*	0.0		ns
t <sub>HADRDH</sub>	Address Hold/ $\overline{\text{CS}}$ Hold Low After $\overline{\text{RD}}$ High	0.0		ns
t <sub>WRWH</sub>	RD/WR High Width	6.0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (O/D) Disable	0.0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (A/D) Disable	0.0		ns
Switching Cha	racteristics:			
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	1.5		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{\text{RD}}$ Low		13.5	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Read	28.0 + DT		ns
t <sub>HDARWH</sub>	Data Disable After RD High	2.0	10.0	ns
Write Cycle				
Timing Requir	rements:			
t <sub>SCSWRL</sub>	CS Low Setup Before WR Low	0.0		ns
t <sub>HCSWRH</sub>	CS Low Hold After WR High	0.0		ns
t <sub>SADWRH</sub>	Address Setup Before WR High	5.0		ns
t <sub>HADWRH</sub>	Address Hold After WR High	2.0		ns
t <sub>WWRL</sub>	WR Low Width	7.0		ns
t <sub>wrwh</sub>	RD/WR High Width	6.0		ns
t <sub>DWRHRDY</sub>	WR High Delay After REDY (O/D) or (A/D) Disable	0.0		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	5.0		ns
t <sub>HDATWH</sub>	Data Hold After WR High	1.0		ns
Switching Cha	racteristics:			
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{WR}/\overline{CS}$ Low		13.5	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write	7.75		ns

# NOTE

-24- REV. C

<sup>\*</sup>Not required if  $\overline{RD}$  and address are valid  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. For first access after  $\overline{HBR}$  asserted, ADDR23-0 must be a nonMMS value 1/2  $t_{CLK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See Host Interface, in the ADSP-21065L SHARC User's Manual, Second Edition.

# 

# WRITE CYCLE

REDY (A/D)




Figure 16. Asynchronous Read/Write—Host to ADSP-21065L

REV. C –25–

# Three-State Timing—Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the SBTS pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the SBTS pin.

Parameter		Min	Max	Unit
Timing Requi	rements:			
$t_{STSCK}$	SBTS Setup Before CLKIN	$7.0 + 8  \mathrm{DT}$		ns
$t_{HTSCK}$	SBTS Hold Before CLKIN		1.0 + 8 DT	ns
Switching Cha	aracteristics:			
t <sub>MIENA</sub>	Address/Select Enable After CLKIN	1.0 - 2 DT		ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>1</sup>	-0.5 - 2 DT		ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	2.0 - 2 DT		ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN		3.0 - 4 DT	ns
t <sub>MITRS</sub>	Strobes Disable After CLKIN <sup>1</sup>		4.0 - 4 DT	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN		5.5 – 4 DT	ns
$t_{DATEN}$	Data Enable After CLKIN <sup>2</sup>	10.0 + 5 DT		ns
$t_{DATTR}$	Data Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	7.0 - 2 DT	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>2</sup>	7.5 + 4 DT		ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	6.0 - 2 DT	ns
t <sub>MTRHBG</sub>	Memory Interface Disable Before HBG Low <sup>3</sup>	2.0 + 2 DT		ns
$t_{MENHBG}$	Memory Interface Enable After HBG High <sup>3</sup>	15.75 + DT		ns

NOTES

REV. C -26-

 $<sup>^{1}</sup>$ Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ ,  $\overline{DMAG}$ .

<sup>&</sup>lt;sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write. <sup>3</sup>Memory Interface = Address,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}$ x,  $\overline{\text{SW}}$ ,  $\overline{\text{DMAG}}$ x,  $\overline{\text{BMS}}$  (in EPROM boot mode).




Figure 17. Three-State Timing

REV. C –27–

### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode,  $\overline{DMAG}$  controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>23-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ ,  $\overline{MS}_{3-0}$ , ACK, and  $\overline{DMAG}$  signals. External mode cannot be used for transfers with SDRAM. For Paced Master mode, the data transfer is controlled by ADDR<sub>23-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$ , and ACK (not  $\overline{DMAG}$ ). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR<sub>23-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$ ,  $\overline{SW}$ , DATA<sub>31-0</sub>, and ACK also apply.

Parameter		Min	Max	Unit	
Timing Requir	rements:				
$t_{\mathrm{SDRLC}}$	DMARx Low Setup Before CLKIN <sup>1</sup>	5.0		ns	
t <sub>SDRHC</sub>	DMARx High Setup Before CLKIN <sup>1</sup>	5.0		ns	
$t_{\mathrm{WDR}}$	DMARx Width Low (Nonsynchronous)	6.0		ns	
$t_{SDATDGL}$	Data Setup After DMAGx Low <sup>2</sup>		15.0 + 20 DT	ns	
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	0.0		ns	
$t_{DATDRH}$	Data Valid After DMARx High <sup>2</sup>		25.0 + 14 DT	ns	
$t_{DMARLL}$	DMARx Low Edge to Low Edge	18.0 + 14 DT		ns	
$t_{DMARH}$	DMARx Width High	6.0		ns	
Switching Cha	aracteristics:				
$t_{ m DDGL}$	DMAGx Low Delay After CLKIN	14.0 + 10 DT	20.0 + 10 DT	ns	
$t_{\mathrm{WDGH}}$	DMAGx High Width	10.0 + 12 DT + HI		ns	
$t_{\mathrm{WDGL}}$	DMAGx Low Width	16.0 + 20 DT		ns	
$t_{ m HDGC}$	DMAGx High Delay After CLKIN	0.0 - 2  DT	6.0 - 2 DT	ns	
$t_{DADGH}$	Address Select Valid to DMAGx High	28.0 + 16 DT		ns	
$t_{ m DDGHA}$	Address Select Hold After DMAGx High	-1.0		ns	
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>3</sup>	16.0 + 20 DT		ns	
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>4</sup>	0.0	4.0	ns	
$t_{DGWRL}$	$\overline{\text{WR}}$ Low Before $\overline{\text{DMAG}}$ x Low	5.0 + 6 DT	8.0 + 6 DT	ns	
$t_{DGWRH}$	DMAGx Low Before WR High	18.0 + 19 DT + W		ns	
$t_{DGWRR}$	WR High Before DMAGx High	0.75 + 1 DT	3.0 + 1 DT	ns	
$t_{\mathrm{DGRDL}}$	RD Low Before DMAGx Low	5.0	8.0	ns	
t <sub>DRDGH</sub>	RD Low Before DMAGx High	24.0 + 26 DT + W		ns	
$t_{DGRDR}$	RD High Before DMAGx High	0.0	2.0	ns	
$t_{DGWR}$	$\overline{\mathrm{DMAG}}$ x High to $\overline{\mathrm{WR}}$ , $\overline{\mathrm{RD}}$ Low	5.0 + 6 DT + HI		ns	

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

# NOTES

–28– REV. C


 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

<sup>&</sup>lt;sup>1</sup>Only required for recognition in the current cycle.

 $<sup>^2</sup>$ t<sub>SDATDGL</sub> is the data setup requirement if  $\overline{DMAR}x$  is not being used to hold off completion of a write. Otherwise, if  $\overline{DMAR}x$  low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after  $\overline{DMAR}x$  is brought high.

 $<sup>^{3}</sup>$ t<sub>VDATDGH</sub> is valid if  $\overline{\text{DMAR}}$ x is not being used to hold off completion of a read. If  $\overline{\text{DMAR}}$ x is used to prolong the read, then t<sub>VDATDGH</sub> = 8 + 9 DT + (n × t<sub>CK</sub>) where n equals the number of extra cycles that the access is prolonged.

<sup>&</sup>lt;sup>4</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



TIMING SPECIFICATIONS FOR ADDR $_{23-0}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{MS}}_{3-0}$ , AND ACK ALSO APPLY HERE.

Figure 18. DMA Handshake Timing

REV. C –29–

# SDRAM Interface—Bus Master

Use these specifications for ADSP-21065L bus master accesses of SDRAM.

Parameter		Min	Max	Unit
Timing Requir	ements:			
$t_{SDSDK}$	Data Setup Before SDCLK	2.0		ns
$t_{HDSDK}$	Data Hold After SDCLK	1.25		ns
Switching Cha	rracteristics:			
$t_{DSDK1}$	First SDCLK Rise Delay After CLKIN	9.0 + 6 DT	12.75 + 6 DT	ns
$t_{DSDK2}$	Second SDCLK Rise Delay After CLKIN	25.5 + 22 DT	29.25 + 22 DT	ns
$t_{SDK}$	SDCLK Period	16.67	$t_{\rm CK}/2$	ns
$t_{SDKH}$	SDCLK Width High	7.5 + 8 DT		ns
$t_{SDKL}$	SDCLK Width Low	6.5 + 8 DT		ns
$t_{DCADSDK}$	Command, Address, Data, Delay After SDCLK <sup>1</sup>		10.0 + 5 DT	ns
t <sub>HCADSDK</sub>	Command, Address, Data, Hold After SDCLK <sup>1</sup>	4.5 + 5 DT		ns
t <sub>SDTRSDK</sub>	Data Three-State After SDCLK		9.5 + 5 DT	ns
t <sub>SDENSDK</sub>	Data Enable After SDCLK <sup>2</sup>	6.0 + 5 DT		ns
$t_{SDCTR}$	SDCLK, Command Three-State After CLKIN <sup>1</sup>	5.0 + 3 DT	9.75 + 3 DT	ns
$t_{SDCEN}$	SDCLK, Command Enable After CLKIN <sup>1</sup>	5.0 + 2 DT	10.0 + 2 DT	ns
$t_{SDATR}$	Address Three-State After CLKIN	-1.0 - 4  DT	3.0 - 4 DT	ns
t <sub>SDAEN</sub>	Address Enable After CLKIN	1.0 – 2 DT	7.0 - 2 DT	ns

NOTES

### SDRAM Interface—Bus Slave

These timing requirements allow a bus slave to sample the bus master's SDRAM command and detect when a refresh occurs.

Parameter		Min	Max	Unit
Timing Requi	irements:			
t <sub>SSDKC1</sub>	First SDCLK Rise After CLKIN	6.50 + 16 DT	17.5 + 16 DT	ns
t <sub>SSDKC2</sub>	Second SDCLK Rise After CLKIN	23.25	34.25	ns
$t_{SCSDK}$	Command Setup Before SDCLK*	0.0		ns
$t_{HCSDK}$	Command Hold After SDCLK*	2.0		ns


NOTE

-30- REV. C

<sup>&</sup>lt;sup>1</sup>Command = SDCKE,  $\overline{MS}x$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{SDWE}$ , DQM, and SDA10.

<sup>&</sup>lt;sup>2</sup>SDRAM controller adds one SDRAM CLK three-stated cycle delay (t<sub>CK</sub>/2) on a Read followed by a Write.

<sup>\*</sup>Command = SDCKE,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{SDWE}$ .



NOTES  $^{1}COMMAND = SDCKE, \overline{MS}_{X}, \overline{RAS}, \overline{CAS}, \overline{SDWE}, DQM, AND SDA10.$ 

 $^2$ SDRAM CONTROLLER ADDS ONE SDRAM CLK THREE-STATED CYCLE DELAY ( $t_{\rm CK}/2$ ) ON A READ FOLLOWED BY A WRITE.

Figure 19. SDRAM Interface

REV. C -31-

# **Serial Ports**

Parameter		Min	Max	Unit	
External Clo					
Timing Requir					
$t_{SFSE}$	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	4.0		ns	
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1</sup>	4.0		ns	
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		ns	
$t_{HDRE}$	Receive Data Hold After RCLK <sup>1</sup>	4.0		ns	
$t_{SCLKW}$	TCLK/RCLK Width	9.0		ns	
t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		ns	
<b>Internal Clo</b>	ck				
Timing Requir	ements:				
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>2</sup> ; RFS Setup Before RCLK <sup>1</sup>	8.0		ns	
$t_{HFSI}$	TFS/RFS Hold After TCLK/RCLK <sup>1</sup>	1.0		ns	
$t_{SDRI}$	Receive Data Setup Before RCLK <sup>1</sup>	3.0		ns	
$t_{ m HDRI}$	Receive Data Hold After RCLK <sup>1</sup>	3.0		ns	
External or	Internal Clock				
Switching Cha					
$t_{\mathrm{DFSE}}$	RFS Delay After RCLK (Internally Generated RFS) <sup>2</sup>		13.0	ns	
t <sub>HOFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>2</sup>	3.0		ns	
External Clo	• • • • • • • • • • • • • • • • • • • •				
Switching Cha	· <del></del>				
=	TFS Delay After TCLK (Internally Generated TFS) <sup>2</sup>		13.0		
t <sub>DFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>2</sup>	3.0	15.0	ns	
t <sub>HOFSE</sub>	Transmit Data Delay After TCLK <sup>2</sup>	3.0	12.5	ns	
t <sub>DDTE</sub>	Transmit Data Delay After TCLK  Transmit Data Hold After TCLK <sup>2</sup>	4.0	12.5	ns	
t <sub>HDTE</sub>		4.0		ns	
Internal Clo					
Switching Cha					
$t_{ m DFSI}$	TFS Delay After TCLK (Internally Generated TFS) <sup>2</sup>		4.5	ns	
t <sub>HOFSI</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>2</sup>	-1.5		ns	
t <sub>DDTI</sub>	Transmit Data Delay After TCLK <sup>2</sup>		7.5	ns	
t <sub>HDTI</sub>	Transmit Data Hold After TCLK <sup>2</sup>	0.0	( (0) . 0.5	ns	
t <sub>SCLKIW</sub>	TCLK/RCLK Width	$(t_{SCLK}/2) - 2.5$	$(t_{SCLK}/2) + 2.5$	ns	
Enable and					
Switching Cha					
t <sub>DTENE</sub>	Data Enable from External TCLK <sup>2</sup>	5.0		ns	
$t_{DDTTE}$	Data Disable from External RCLK <sup>2</sup>		10.0	ns	
t <sub>DTENI</sub>	Data Enable from Internal TCLK <sup>2</sup>	0.0		ns	
$t_{DDTTI}$	Data Disable from Internal TCLK <sup>2</sup>		3.0	ns	
$t_{DCLK}$	TCLK/RCLK Delay from CLKIN		18.0 + 6 DT	ns	
$t_{DPTR}$	SPORT Disable After CLKIN		14.0	ns	
<b>External Lat</b>	te Frame Sync				
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS or External RFS				
	with MCE = 1, MFD = $0^{3, 4}$		10.5	ns	
t <sub>DTENLFSE</sub>	Data Enable from late FS or MCE = 1, MFD = $0^{3, 4}$	3.5		ns	
t <sub>DDTLSCK</sub>	Data Delay from TCLK/RCLK for Late External				
LDILOGK	TFS or External RFS with MCE = 1, MFD = $0^{3, 4}$		12.0	ns	
t <sub>DTENLSCK</sub>	Data Enable from RCLK/TCLK for Late External FS or				
	$MCE = 1, MFD = 0^{3, 4}$	4.5		ns	

# NOTES

REV. C -32-

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup-and-hold, 2) data delay and data setup-and-hold, and 3) SCLK width.

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

<sup>&</sup>lt;sup>2</sup>Referenced to drive edge.

<sup>\*</sup>Referenced to drive edge.

3MCE = 1, TFS enable and TFS valid follow t<sub>DDTENFS</sub> and t<sub>DDTLFSE</sub>.

4If external RFS/TFS setup to RCLK/TCLK > t<sub>SCLK</sub>/2 then t<sub>DDTLSCK</sub> and t<sub>DTENLSCK</sub> apply; otherwise t<sub>DDTLFSE</sub> and t<sub>DTENLFS</sub> apply.

\*Word selected timing for I<sup>2</sup>S mode is the same as TFS/RFS timing (normal framing only).

#### DATA RECEIVE- INTERNAL CLOCK DATA RECEIVE- EXTERNAL CLOCK SAMPLE EDGE SAMPLE EDGE DRIVE EDGE DRIVE EDGE t<sub>SCLKW</sub> RCLK RCLK t<sub>DFSE</sub> t<sub>DFSE</sub> t<sub>HOFSE</sub> $t_{\text{HOFSE}}$ RFS **RFS** t<sub>SDRE</sub> ► t<sub>HDRE</sub> → ► t<sub>HDRI</sub> ► t<sub>SDRI</sub> DR DR

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.

#### DATA TRANSMIT- INTERNAL CLOCK DATA TRANSMIT- EXTERNAL CLOCK DRIVE EDGE SAMPLE EDGE DRIVE EDGE SAMPLE EDGE t<sub>SCLKIW</sub> t<sub>SCLKW</sub> **TCLK TCLK** - t<sub>DFSE</sub> t<sub>HOFSI</sub> t<sub>HOFSE</sub> t<sub>SFSI</sub> t<sub>SFSE</sub> TFS TFS t<sub>DDTI</sub> t<sub>DDTE</sub> t<sub>HDTI</sub> t<sub>HDTE</sub> DT DT

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.





Figure 20. Serial Ports

REV. C

# EXTERNAL RFS with MCE = 1, MFD = 0



# LATE EXTERNAL TFS





Figure 21. External Late Frame Sync (Frame Sync Setup  $< t_{SCLK}/2$ )

# EXTERNAL RFS with MCE = 1, MFD = 0



# LATE EXTERNAL TFS




Figure 22. External Late Frame Sync (Frame Sync Setup >  $t_{SCLK}/2$ )

REV. C

# JTAG Test Access Port and Emulation

Parameter		Min	Max	Unit	
Timing Requ	urements:				
$t_{TCK}$	TCK Period	$t_{CK}$		ns	
$t_{STAP}$	TDI, TMS Setup Before TCK High	3.0		ns	
$t_{HTAP}$	TDI, TMS Hold After TCK High	3.0		ns	
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	7.0		ns	
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1</sup>	12.0		ns	
$t_{TRSTW}$	TRST Pulsewidth	4 t <sub>CK</sub>		ns	
Switching C	haracteristics:				
t <sub>DTDO</sub>	TDO Delay from TCK Low		11.0	ns	
$t_{DSYS}$	System Outputs Delay After TCK Low <sup>2</sup>		15.0	ns	

# NOTES




Figure 23. JTAG Test Access Port and Emulation

REV. C -35-

 $<sup>\</sup>begin{array}{l} {\rm ^{1}System\ Inputs} = {\rm DATA_{31-0},\ ADDR_{23-0},\ \overline{RD},\ \overline{WR},\ ACK,\ \overline{SBTS},\ \overline{SW},\ \overline{HBR},\ \overline{HBG},\ \overline{CS},\ \overline{DMAR_{1}},\ \overline{DMAR_{2}},\ \overline{BR_{2-1}},\ ID_{1-0},\ \overline{IRQ}_{2-0},\ FLAG_{11-0},\ DR0x,\ DR1x,\ TCLK0,\ TCLK1,\ RCLK0,\ RCLK1,\ TFS0,\ TFS1,\ RFS0,\ RFS1,\ BSEL,\ \overline{BMS},\ CLKIN,\ \overline{RESET},\ SDCLK_{0},\ \overline{RAS},\ \overline{CAS},\ \overline{SDWE},\ SDCKE,\ PWM_EVENTx.\\ \hline \\ ^{2}System\ Outputs = DATA_{31-0},\ ADDR_{23-0},\ MS_{3-0},\ \overline{RD},\ \overline{WR},\ ACK,\ \overline{SW},\ \overline{HBG},\ REDY,\ DMAG1,\ DMAG2,\ \overline{BR_{2-1}},\ \overline{CPA},\ FLAG_{11-0},\ PWM_EVENTx,\ DT0x,\ DT1x,\ TCLK0,\ TCLK1,\ RCLK0,\ RCLK1,\ TFS0,\ TFS1,\ RFS0,\ RFS1,\ \overline{BMS},\ SDCLK0,\ SDCLK1,\ DQM,\ SDA10,\ \overline{RAS},\ \overline{CAS},\ \overline{SDWE},\ SDCKE,\ BM,\ XTAL.\\ \end{array}$ 

### **OUTPUT DRIVE CURRENT**




Figure 24. Typical Drive Currents

# **TEST CONDITIONS**

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times \Delta V}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 26. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

# **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\rm ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

# **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\rm DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21065L's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\rm DECAY}$  plus the minimum disable time (i.e.,  $t_{\rm DATRWH}$  for the write cycle).




Figure 25. Output Enable




Figure 26. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

–36– REV. C

# **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins. The delay and hold specifications given should be derated by a factor of 1.8 ns/50 pF for loads other than the nominal value of 50 pF. Figure 28 and Figure 29 show how output rise time varies with capacitance. Figure 30 shows graphically how output delays and hold vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable time under Test Conditions.) The graphs of Figure 28, Figure 29, and Figure 30 may not be linear outside the ranges shown.




Figure 28. Typical Rise and Fall Time (10%–90%  $V_{DD}$ )




Figure 29. Typical Rise and Fall Time (0.8 V-2.0 V)




Figure 30. Typical Output Delay or Hold

REV. C -37-

### POWER DISSIPATION

Total power dissipation has two components: one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation depends on the sequence in which instructions execute and the data operands involved. See  $I_{\rm DDIN}$  calculation in Electrical Characteristics section. Internal power dissipation is calculated this way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which the pins can switch (f)
- the load capacitance of the pins (C)
- the voltage swing of the pins (V<sub>DD</sub>).

The external component is calculated using:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ( $C_{\rm IN}$ ). The frequency f includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/t_{\rm CK}$  while in SDRAM burst mode.

Example:

Estimate P<sub>EXT</sub> with the following assumptions:

- a system with one bank of external memory (32-bit)
- two 1M × 16 SDRAM chips, each with a control signal load of 3 pF and a data signal load of 4 pF
- external data writes occur in burst mode, two every 1/t<sub>CK</sub> cycles, a potential frequency of 1/t<sub>CK</sub> cycles/s. Assume 50% pin switching
- the external SDRAM clock rate is 60 MHz (2/t<sub>CK</sub>).

The  $P_{\rm EXT}$  equation is calculated for each class of pins that can drive:

**Table V. External Power Calculations** 

Pin Type	# of Pins	% Switching	× C	×f	× V <sub>DD</sub> <sup>2</sup>	= P <sub>EXT</sub>
Address	11	50	× 10.7	× 30 MHz	× 10.9 V	= 0.019 W
$\overline{\text{MS}}_0$	1	0	$\times 10.7$	_	×10.9 V	= 0.000 W
SDWE	1	0	$\times 10.7$	_	×10.9 V	= 0.000 W
Data	32	50	$\times 7.7$	$\times$ 30 MHz	× 10.9 V	= 0.042 W
SDRAM CLK	1	_	× 10.7	× 30 MHz	× 10.9 V	= 0.007 W

 $P_{\rm EXT} = 0.068 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation. ( $I_{DDIN}$  see calculation in Electrical Characteristics section):

$$P_{TOTAL} = P_{EXT} + (I_{DDIN} \times V_{DD})$$

Note that the conditions causing a worst-case  $P_{\rm EXT}$  differ from those causing a worst-case  $P_{\rm INT}$ . Maximum  $P_{\rm INT}$  cannot occur while 100% of the output pins are switching from all ones (1s) to all zeros (0s). Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### **ENVIRONMENTAL CONDITIONS**

#### **Thermal Characteristics**

The ADSP-21065L is offered in a 208-lead MQFP and a 196-ball Mini-BGA package.

The ADSP-21065L is specified for a case temperature ( $T_{CASE}$ ). To ensure that  $T_{CASE}$  is not exceeded, an air flow source may be used.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package)

PD = Power Dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation)

 $\theta_{JC}$  = 7.1°C/W for 208-lead MQFP  $\theta_{JC}$  = 5.1°C/W for 196-ball Mini-BGA

# Airflow

Table VI. Thermal Characteristics (208-Lead MQFP)

(Linear Ft./Min.)	0	100	200	400	600	
$\theta_{CA}$ (°C/W)	24	20	19	17	13	

Table VII. 196-Ball Mini-BGA

(Linear Ft./Min.)	0	200	400
$\theta_{CA}$ (°C/W)	38	29	23


–38– REV. C

# 208-LEAD MQFP PIN CONFIGURATION

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
	VDD	43	CAS	85	VDD	127	DATA28	169	
1 2	RFS0	43	SDWE	86	DATA3	127	DATA28 DATA29	170	ADDR17 ADDR16
3	GND	45	VDD	87	DATA3 DATA4	129	GND	170	ADDR10 ADDR15
4	RCLK0	46	DQM	88	DATA4 DATA5	130	VDD	171	VDD
5	DR0A	47	SDCKE	89	GND	131	VDD	173	ADDR14
6	DR0B	48	SDA10	90	DATA6	131	DATA30	173	ADDR14 ADDR13
7	TFS0	49	GND	91	DATA0 DATA7	133	DATA30 DATA31	175	ADDR13
8	TCLK0	50	DMAG1	92	DATA/ DATA8	134	FLAG7	176	VDD
9	VDD	51	DMAG1 DMAG2	92	VDD	134	GND	177	GND
10	GND	52	HBG	93	GND	136	FLAG6	177	ADDR11
11	DT0A	53	BMSTR	94	VDD	130	FLAG5	178	ADDR11 ADDR10
12	DT0B	54	VDD	96	DATA9	137	FLAG3 FLAG4		ADDR10 ADDR9
13	RFS1	55	$\frac{\text{VDD}}{\text{CS}}$	96	DATA9 DATA10	138	GND	180 181	GND
	GND	56	SBTS	98			VDD		VDD
14				98	DATA11	140		182	
15	RCLK1	57	$\frac{\mathrm{GND}}{\overline{\mathrm{WR}}}$		GND	141	VDD	183	ADDR8
16	DR1A	58 59	$\frac{WR}{RD}$	100	DATA12	142	NC	184	ADDR7
17	DR1B			101	DATA13	143	ID1	185	ADDR6
18	TFS1	60	GND	102	NC	144	ID0	186	GND
19	TCLK1	61	VDD	103	NC DATA14	145	<u>EMU</u>	187	GND
20	VDD	62	GND	104	DATA14	146	TDO	188	ADDR5
21	VDD	63	REDY	105	VDD	147	TRST	189	ADDR4
22	DT1A	64	<u>SW</u>	106	GND	148	TDI	190	ADDR3
23	DT1B	65	<u>CPA</u>	107	DATA15	149	TMS	191	VDD
24	PWM_EVENT1	66	VDD	108	DATA16	150	GND	192	VDD
25	GND	67	VDD	109	DATA17	151	TCK	193	ADDR2
26	PWM_EVENT0	68	GND	110	VDD	152	BSEL	194	ADDR1
27	BR1	69	ACK	111	DATA18	153	BMS	195	ADDR0
28	BR2	70	$\frac{\overline{MS}}{MS}$ 0	112	DATA19	154	GND	196	GND
29	VDD	71	MS1	113	DATA20	155	GND	197	FLAG0
30	CLKIN	72	GND	114	GND	156	VDD	198	FLAG1
31	XTAL	73	GND	115	NC	157	RESET	199	FLAG2
32	VDD	74	MS2	116	DATA21	158	VDD	200	VDD
33	GND	75	MS3	117	DATA22	159	GND	201	FLAG3
34	SDCLK1	76	FLAG11	118	DATA23	160	ADDR23	202	NC
35	GND	77	VDD	119	GND	161	ADDR22	203	NC
36	VDD	78	FLAG10	120	VDD	162	ADDR21	204	GND
37	SDCLK0	79	FLAG9	121	DATA24	163	VDD	205	$\overline{IRQ}0$
38	DMAR1	80	FLAG8	122	DATA25	164	ADDR20	206	ĪRQ1
39	DMAR2	81	GND	123	DATA26	165	ADDR19	207	ĪRQ2
40	HBR	82	DATA0	124	VDD	166	ADDR18	208	NC
41	GND	83	DATA1	125	GND	167	GND		
42	RAS	84	DATA2	126	DATA27	168	GND		

REV. C -39-

# 208-LEAD MQFP PIN




NC = NO CONNECT

-40- REV. C

# **OUTLINE DIMENSIONS**

# 208-Lead Metric Quad Flat Package [MQFP] (S-208-2)

Dimensions shown in millimeters



- NOTES:

  1. THE ACTUAL POSITION OF EACH LEAD IS WITHIN 0.08 FROM ITS IDEAL POSITION WHEN MEASURED IN THE LATERAL DIRECTION.
- 2. CENTER DIMENSIONS ARE NOMINAL.
- 3. DIMENSIONS ARE IN MILLIMETERS AND COMPLY WITH JEDEC STANDARD MS-029, FA-1.

REV. C -41-

# 196-BALL MINI-BGA PIN CONFIGURATION

Ball #	Name	Ball #	Name	Ball #	Name	Ball #	Name	Ball #	Name
A1	NC1	B1	DR0A	C1	TCLK0	D1	RCLK1	E1	TFS1
A2	NC2	B2	RFS0	C2	RCLK0	D2	TFS0	E2	DT0B
A3	FLAG2	B3	$\overline{\text{IRQ0}}$	C3	ĪRQ2	D3	DR0B	E3	DT0A
A4	ADDR0	B4	FLAG0	C4	FLAG3	D4	ĪRQ1	E4	RFS1
A5	ADDR3	B5	ADDR2	C5	ADDR1	D5	FLAG1	E5	VDD
A6	ADDR6	B6	ADDR5	C6	ADDR4	D6	VDD	E6	GND
A7	ADDR7	B7	ADDR9	C7	ADDR10	D7	VDD	E7	GND
A8	ADDR8	B8	ADDR12	C8	ADDR13	D8	VDD	E8	GND
A9	ADDR11	B9	ADDR15	C9	ADDR16	D9	VDD	E9	GND
A10	ADDR14	B10	ADDR19	C10	ADDR20	D10	VDD	E10	VDD
A11	ADDR17	B11	ADDR21	C11	ADDR22	D11	$\overline{\mathrm{BMS}}$	E11	ID0
A12	ADDR18	B12	ADDR23	C12	<b>RESET</b>	D12	TMS	E12	TDI
A13	NC8	B13	GND	C13	BSEL	D13	$\overline{\text{TRST}}$	E13	ID1
A14	NC7	B14	TCK	C14	TDO	D14	$\overline{ ext{EMU}}$	E14	FLAG4
F1	TCLK1	G1	PWM_	H1	PWM_	J1	CLKIN	K1	DMAR1
			EVENT1		EVENT0				
F2	DR1B	G2	DT1B	H2	BR1	J2	XTAL	K2	SDCLK0
F3	DR1A	G3	DT1A	H3	$\overline{\text{BR2}}$	J3	SDCLK1	K3	$\overline{\text{HBR}}$
F4	VDD	G4	VDD	H4	VDD	J4	VDD	K4	$\overline{\text{SDWE}}$
F5	GND	G5	GND	H5	GND	J5	GND	K5	VDD
F6	GND	G6	GND	H6	GND	J6	GND	K6	GND
F7	GND	G7	GND	H7	GND	J7	GND	K7	GND
F8	GND	G8	GND	H8	GND	J8	GND	K8	GND
F9	GND	G9	GND	H9	GND	J9	GND	K9	GND
F10	GND	G10	GND	H10	GND	J10	GND	K10	VDD
F11	VDD	G11	VDD	H11	VDD	J11	VDD	K11	DATA19
F12	FLAG6	G12	DATA31	H12	DATA28	J12	DATA24	K12	DATA21
F13	FLAG5	G13	DATA30	H13	DATA27	J13	DATA25	K13	DATA20
F14	FLAG7	G14	DATA29	H14	DATA26	J14	DATA23	K14	DATA22
L1	DMAR2	M1	RAS	N1	DQM	P1	NC3		
L2	CAS	M2	SDCKE	N2	HBG	P2	NC4		
L3	SDA10	M3	DMAG1	N3	BMSTR	P3	GND		
L4	DMAG2	M4	$\frac{\overline{CS}}{\overline{CS}}$	N4	SBTS	P4	$\frac{\overline{WR}}{\overline{WR}}$		
L5	VDD	M5	$\frac{gg}{RD}$	N5	REDY	P5	$\frac{W}{SW}$		
L6	VDD	M6	$\frac{\overline{CPA}}{\overline{CPA}}$	N6	GND	P6	$\frac{SW}{MS0}$		
L7	VDD	M7	ACK	N7	$\frac{\text{GND}}{\text{MS1}}$	P7	$\frac{MS0}{MS2}$		
L8	VDD	M8	FLAG10	N8	FLAG11	P8	$\frac{MS2}{MS3}$		
L9	VDD	M9	DATA2	N9	DATA1	P9	FLAG9		
L10	DATA8	M10	DATA5	N10	DATA4	P10	FLAG8		
L10	DATA13	M11	DATA9	N11	DATA7	P11	DATA0		
L12	DATA16	M12	DATA12	N12	DATA10	P12	DATA3		
L12	DATA17	M13	DATA14	N13	DATA11	P13	DATA6		
L13	DATA18	M14	DATA15	N14	NC6	P14	NC5		
	DAIAIO	1411.4	DIMINID	1114	1100	114	1103		

-42- REV. C

# 196-BALL MINI-BGA PIN CONFIGURATION

_	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	NC7	NC8	ADDR18	ADDR17	ADDR14	ADDR11	ADDR8	ADDR7	ADDR6	ADDR3	ADDR0	FLAG2	NC2	NC1	A
	тск	GND	ADDR23	ADDR21	ADDR19	ADDR15	ADDR12	ADDR9	ADDR5	ADDR2	FLAG0	ĪRQ0	RFS0	DR0A	В
	TDO	BSEL	RESET	ADDR22	ADDR20	ADDR16	ADDR13	ADDR10	ADDR4	ADDR1	FLAG3	ĪRQ2	RCLK0	TCLK0	С
	EMU	TRST	TMS	BMS	VDD	VDD	VDD	VDD	VDD	FLAG1	ĪRQ1	DR0B	TFS0	RCLK1	D
	FLAG4	ID1	TDI	ID0	VDD	GND	GND	GND	GND	VDD	RFS1	DT0A	DT0B	TFS1	E
ľ	FLAG7	FLAG5	FLAG6	VDD	GND	GND	GND	GND	GND	GND	VDD	DR1A	DR1B	TCLK1	F
	DATA29	DATA30	DATA31	VDD	GND	GND	GND	GND	GND	GND	VDD	DT1A	DT1B	PWM_ EVENT1	G
	DATA26	DATA27	DATA28	VDD	GND	GND	GND	GND	GND	GND	VDD	BR2	BR1	PWM_ EVENT0	н
	DATA23	DATA25	DATA24	VDD	GND	GND	GND	GND	GND	GND	VDD	SDCLK1	XTAL	CLKIN	J
	DATA22	DATA20	DATA21	DATA19	VDD	GND	GND	GND	GND	VDD	SDWE	HBR	SDCLK0	DMAR1	ĸ
	DATA18	DATA17	DATA16	DATA13	DATA8	VDD	VDD	VDD	VDD	VDD	DMAG2	SDA10	CAS	DMAR2	L
	DATA15	DATA14	DATA12	DATA9	DATA5	DATA2	FLAG10	ACK	СРА	RD	<del>c</del> s	DMAG1	SDCKE	RAS	М
ľ	NC6	DATA11	DATA10	DATA7	DATA4	DATA1	FLAG11	MS1	GND	REDY	SBTS	BMSTR	HBG	DQM	N
	NC5	DATA6	DATA3	DATA0	FLAG8	FLAG9	MS3	MS2	MS0	sw	WR	GND	NC4	NC3	Р

REV. C -43-


# **ORDERING GUIDE**

Part Number	Case Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage	Package Options
ADSP-21065LKS-240	0°C to +85°C	60 MHz	544 Kbit	3.3 V	MQFP
ADSP-21065LCS-240	−40°C to +100°C	60 MHz	544 Kbit	3.3 V	MQFP
ADSP-21065LKCA-240	0°C to +85°C	60 MHz	544 Kbit	3.3 V	Mini-BGA
ADSP-21065LKS-264	0°C to +85°C	66 MHz	544 Kbit	3.3 V	MQFP
ADSP-21065LKCA-264	0°C to +85°C	66 MHz	544 Kbit	3.3 V	Mini-BGA
ADSP-21065LCCA-240	−40°C to +100°C	60 MHz	544 Kbit	3.3 V	Mini-BGA

# **OUTLINE DIMENSIONS**

# 196-Lead Chip Scale Ball Grid Array [CSPBGA]

Dimensions shown in millimeters



# NOTES:

- 1. THE ACTUAL POSITION OF THE BALL GRID IS WITHIN 0.30 OF ITS IDEAL POSITION RELATIVE TO THE PACKAGE EDGES.
- 2. THE ACTUAL POSITION OF EACH BALL IS WITHIN 0.10 OF ITS IDEAL POSITION RELATIVE TO THE BALL GRID.
  3. DIMENSIONS COMPLY WITH JEDEC STANDARD MS-034AAE-1.
- 4. CENTER DIMENSIONS ARE NOMINAL.

# **Revision History**

Location	Page
6/03—Data Sheet changed from REV. B to REV. C.	
Edit to GENERAL DESCRIPTION	
Removal of overbar from DQM	Universal
Edit to POWER DISSIPATION ADSP-21065L (equations above Table III)	13
Addition to ORDERING GUIDE	44
Undate to OUTLINE DIMENSIONS	41, 44

-44-REV. C