## 5 S Slew-Rate Limited Half- and Full-Duplex RS-485/RS-422 Transceivers

## FEATURES

EIA RS-485-/RS-422-compliant
Data rate options
ADM4850/ADM4854-115 kbps
ADM4851/ADM4855-500 kbps
ADM4852/ADM4856-2.5 Mbps
ADM4853/ADM4857-10 Mbps
Half- and full-duplex options
Reduced slew rates for low EMI
True fail-safe receiver inputs
$5 \mu \mathrm{~A}$ (maximum) supply current in shutdown mode
Up to 256 transceivers on one bus
Outputs high-z when disabled or powered off
-7 V to +12 V bus common-mode range
Thermal shutdown and short-circuit protection
Pin-compatible with MAX308x
Specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range
Available in 8-lead SOIC and LFCSP packages

## APPLICATIONS

Low power RS-485 applications
EMI-sensitive systems
DTE-DCE interfaces
Industrial control
Packet switching
Local area networks
Level translators

## GENERAL DESCRIPTION

The ADM4850-ADM4857 are differential line transceivers suitable for high speed half- and full-duplex data communication on multipoint bus transmission lines. They are designed for balanced data transmission and comply with EIA Standards RS-485 and RS-422. The ADM4850-ADM4853 are half-duplex transceivers, which share differential lines and have separate enable inputs for the driver and receiver. The full-duplex ADM4854-ADM4857 transceivers have dedicated differential line driver outputs and receiver inputs.

The parts have a $1 / 8$-unit-load receiver input impedance, which allows up to 256 transceivers on one bus. Since only one driver should be enabled at any time, the output of a disabled or pow-ered-down driver is three-stated to avoid overloading the bus.

The receiver inputs have a true fail-safe feature, which ensures a logic high output level when the inputs are open or shorted.
This guarantees that the receiver outputs are in a known state before communication begins and when communication ends.


Figure 1.

The driver outputs are slew-rate limited to reduce EMI and data errors caused by reflections from improperly terminated buses. Excessive power dissipation caused by bus contention or by output shorting is prevented with a thermal shutdown circuit.

The parts are fully specified over the commercial and industrial temperature ranges, and are available in 8-lead SOIC and LFCSP packages.
Table 1. Selection Table

| Part No | Half-/Full-Duplex | Data Rate |
| :--- | :--- | :--- |
| ADM4850 | Half | 115 kbps |
| ADM4851 | Half | 500 kbps |
| ADM4852 | Half | 2.5 Mbps |
| ADM4853 | Half | 10 Mbps |
| ADM4854 | Full | 115 kbp |
| ADM4855 | Full | 500 kbps |
| ADM4856 | Full | 2.5 Mbps |
| ADM4857 | Full | 10 Mbps |

## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADM4850-ADM4857

## TABLE OF CONTENTS

Specifications .....  3
ADM4850/ADM4854 Timing Specifications .....  4
ADM4851/ADM4855 Timing Specifications ..... 4
ADM4852/ADM4856 Timing Specifications .....  5
ADM4853/ADM4857 Timing Specifications .....  5
Absolute Maximum Ratings .....  6
ESD Caution .....  6
Pin Configurations and Function Descriptions .....  7
Test Circuits .....  8
Switching Characteristics .....  9
Typical Performance Characteristics ..... 10
Circuit Description ..... 12
Slew-Rate Control ..... 12
Receiver Input Filtering ..... 12
Half-/Full-Duplex Operation ..... 12
High Receiver Input Impedance ..... 13
Three-State Bus Connection ..... 13
Shutdown Mode ..... 13
Fail-Safe Operation ..... 13
Current Limit and Thermal Shutdown ..... 13
Outline Dimensions ..... 14
Ordering Guide ..... 15

## REVISION HISTORY

10/04—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Differential Output Voltage, Vod |  |  | Vcc | V | $\mathrm{R}=\infty$, Figure $4{ }^{1}$ |
|  | 2.0 |  | 5 | V | $R=50 \Omega$ (RS-422), Figure 4 |
|  | 1.5 |  | 5 | V | $\mathrm{R}=27 \Omega$ (RS-485), Figure 4 |
|  | 1.5 |  | 5 | V | $\mathrm{V}_{\text {TST }}=-7 \mathrm{~V}$ to 12 V , Figure 5 |
| $\Delta\left\|V_{\text {ool }}\right\|$ for Complementary Output States |  |  | 0.2 | V | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 4 |
| Common-Mode Output Voltage, Vo |  |  | 3 | V | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 4 |
| $\Delta\left\|\mathrm{V}_{0}\right\|$ for Complementary Output States |  |  | 0.2 | V | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 4 |
| Output Short-Circuit Current, Vout $=$ High | -200 |  | +200 | mA | $-7 \mathrm{~V}<\mathrm{V}_{\text {out }}<+12 \mathrm{~V}$ |
| Output Short-Circuit Current, Vout = Low | -200 |  | +200 | mA | $-7 \mathrm{~V}<\mathrm{V}_{\text {out }}<+12 \mathrm{~V}$ |
| DRIVER INPUT LOGIC |  |  |  |  |  |
| CMOS Input Logic Threshold Low |  | 1.4 | 0.8 | V |  |
| CMOS Input Logic Threshold High | 2.0 | 1.4 |  | V |  |
| CMOS Logic Input Current (DI) |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
| DE Input Resistance to GND |  | 220 |  | $\mathrm{k} \Omega$ |  |
| RECEIVER |  |  |  |  |  |
| Differential Input Threshold Voltage, $\mathrm{V}_{\text {TH }}$ | -200 | -125 | -30 | mV | $-7 \mathrm{~V}<\mathrm{V}_{\mathrm{M}}<+12 \mathrm{~V}$ |
| Input Hysteresis |  | 20 |  | mV | $-7 \mathrm{~V}<\mathrm{V}_{\mathrm{M}}<+12 \mathrm{~V}$ |
| Input Resistance ( $\mathrm{A}, \mathrm{B}$ ) | 96 | 150 |  | $\mathrm{k} \Omega$ | $-7 \mathrm{~V}<\mathrm{V}_{\mathrm{M}}<+12 \mathrm{~V}$ |
| Input Current (A, B) |  |  | 0.125 | mA | $\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}$ |
|  |  |  | -0.1 | mA | $\mathrm{V}_{\text {IN }}=-7 \mathrm{~V}$ |
| CMOS Logic Input Current ( $\overline{\mathrm{RE}})$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
| CMOS Output Voltage Low |  |  | 0.4 | V | $\mathrm{l}_{\text {lut }}=+4 \mathrm{~mA}$ |
| CMOS Output Voltage High | 4.0 |  |  | V | lout $=-4 \mathrm{~mA}$ |
| Output Short Circuit Current | 7 |  | 85 | mA | $\mathrm{V}_{\text {out }}=\mathrm{GND}$ or $\mathrm{V}_{\text {cc }}$ |
| Three-State Output Leakage Current |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $0.4 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 2.4 \mathrm{~V}$ |
| POWER SUPPLY CURRENT |  |  |  |  |  |
| I (115 kbps Options) |  |  | 5 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{Vcc}$ (shutdown) |
|  |  | 36 | 60 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}$ |
|  |  | 100 | 160 | $\mu \mathrm{A}$ | $D E=V_{\text {cc }}$ |
| I (500 kbps Options) |  |  | 5 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{cc}}$ (shutdown) |
|  |  | 80 | 120 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}$ |
|  |  | 120 | 200 | $\mu \mathrm{A}$ | $D E=V_{c c}$ |
| 1 (2.5 Mbps Options) |  |  | 5 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{cc}}$ (shutdown) |
|  |  | 250 | 400 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}$ |
|  |  | 320 | 500 | $\mu \mathrm{A}$ | $D E=V_{c c}$ |
| 1 (10 Mbps Options) |  |  | 5 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{cc}}$ (shutdown) |
|  |  | 250 | 400 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}$ |
|  |  | 320 | 500 | $\mu \mathrm{A}$ | $D E=V_{\text {cc }}$ |

[^0]
## ADM4850-ADM4857

## ADM4850/ADM4854 TIMING SPECIFICATIONS

$\mathrm{V}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 3.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Maximum Data Rate | 115 |  |  | kbps |  |
| Propagation Delay tpLh, $\mathrm{t}_{\text {PHL }}$ | 600 |  | 2500 | ns | $\mathrm{R}_{\text {LDIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 6 |
| Skew tskew |  |  | 70 | ns | RLDIFF $=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 6 |
| Rise/Fall Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | 600 |  | 2400 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, Figure 6 |
| Enable Time |  |  | 2000 | ns | $R_{L}=500 \Omega, C_{L}=100 \mathrm{pF}$, Figure 7, ADM4850 |
| Disable Time |  |  | 2000 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, C_{L}=15 \mathrm{pF}$, Figure 7, ADM4850 |
| Enable Time from Shutdown | 4000 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Figure 7, ADM4850 |
| RECEIVER |  |  |  |  |  |
| Propagation Delay $\mathrm{tpLH} \mathrm{t}_{\text {PH }}$ | 400 |  | 1000 | ns | $C_{L}=15 \mathrm{pF}$, Figure 8 |
| Differential Skew tskew |  |  | 255 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 8 |
| Enable Time |  | 5 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4850 |
| Disable Time |  | 20 | 50 | ns | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, Figure 9, ADM4850 |
| Enable Time from Shutdown |  | 4000 |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$, Figure 9, ADM4850 |
| Time to Shut Down | 50 | 330 | 3000 | ns | ADM4850 ${ }^{1}$ |

${ }^{1}$ The half-duplex device is put into shutdown mode by driving $\overline{R E}$ high and DE low. If these inputs are in this state for less than 50 ns, the device is guaranteed not to enter shutdown mode. If the enable inputs are in this state for at least 3000 ns , the device is guaranteed to enter shutdown mode.

## ADM4851/ADM4855 TIMING SPECIFICATIONS

$\mathrm{V}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 4.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Maximum Data Rate | 500 |  |  | kbps |  |
| Propagation Delay tplh, $\mathrm{t}_{\text {PHL }}$ | 250 |  | 600 | ns | $R_{\text {LDIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 6 |
| Skew $\mathrm{t}_{\text {skew }}$ |  |  | 40 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L_{1}}=C_{L 2}=100 \mathrm{pF}$, Figure 6 |
| Rise/Fall Time $\mathrm{t}_{\mathrm{R},} \mathrm{t}_{\mathrm{F}}$ | 200 |  | 600 | ns | $\mathrm{R}_{\text {LDIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L}_{1}}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 6 |
| Enable Time |  |  | 1000 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Figure 7, ADM4851 |
| Disable Time |  |  | 1000 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 7, ADM4851 |
| Enable Time from Shutdown |  | 4000 |  | ns | $\mathrm{RL}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Figure 7, ADM4851 |
| RECEIVER |  |  |  |  |  |
| Propagation Delay tplh, tphl | 400 |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 8 |
| Differential Skew tskew $^{\text {c }}$ |  |  | 250 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 8 |
| Enable Time |  | 5 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4851 |
| Disable Time |  | 20 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4851 |
| Enable Time from Shutdown |  | 4000 |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4851 |
| Time to Shut Down | 50 | 330 | 3000 | ns | ADM4851 ${ }^{1}$ |

[^1]
## ADM4852/ADM4856 TIMING SPECIFICATIONS

$\mathrm{V}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 5.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Maximum Data Rate | 2.5 |  |  | Mbps |  |
| Propagation Delay tplh, $\mathrm{t}_{\text {PHL }}$ | 50 |  | 180 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, Figure 6 |
| Skew tskew |  |  | 50 | ns | RLDIFF $=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, Figure 6 |
| Rise/Fall Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{F}$ |  |  | 140 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, Figure 6 |
| Enable Time |  |  | 180 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Figure 7, ADM4852 |
| Disable Time |  |  | 180 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, C_{L}=15 \mathrm{pF}$, Figure 7, ADM4852 |
| Enable Time from Shutdown | 4000 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, Figure 7, ADM4852 |
| RECEIVER |  |  |  |  |  |
| Propagation Delay tplh, $\mathrm{t}_{\text {PHL }}$ | 55 |  | 190 | ns | $C_{L}=15 \mathrm{pF}$, Figure 8 |
| Differential Skew $\mathrm{tskew}^{\text {che }}$ |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}$, Figure 8 |
| Enable Time |  | 5 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4852 |
| Disable Time |  | 20 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$, Figure 9, ADM4852 |
| Enable Time from Shutdown |  | 4000 |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4852 |
| Time to Shut Down | 50 | 330 | 3000 | ns | ADM4852 ${ }^{1}$ |

${ }^{1}$ The half-duplex device is put into shutdown mode by driving $\overline{R E}$ high and DE low. If these inputs are in this state for less than 50 ns, the device is guaranteed not to enter shutdown mode. If the enable inputs are in this state for at least 3000 ns , the device is guaranteed to enter shutdown mode.

## ADM4853/ADM4857 TIMING SPECIFICATIONS

$\mathrm{V}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 6.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Maximum Data Rate | 10 |  |  | Mbps |  |
| Propagation Delay tplh, $\mathrm{t}_{\text {PHL }}$ | 0 |  | 30 | ns | $R_{\text {LDIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 6 |
| Skew tskew |  |  | 10 | ns | RLDIFF $=54 \Omega, \mathrm{C}_{\mathrm{L}_{1}}=\mathrm{C}_{\mathrm{L}_{2}}=100 \mathrm{pF}$, Figure 6 |
| Rise/Fall Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ |  |  | 30 | ns | RLDIFF $=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 6 |
| Enable Time |  |  | 35 | ns | $R_{L}=500 \Omega, C_{L}=100 \mathrm{pF}$, Figure 7, ADM4853 |
| Disable Time |  |  | 35 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, C_{L}=15 \mathrm{pF}$, Figure 7, ADM4853 |
| Enable Time from Shutdown | 4000 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, C_{L}=100 \mathrm{pF}$, Figure 7, ADM4853 |
| RECEIVER |  |  |  |  |  |
| Propagation Delay tplh, $\mathrm{t}_{\text {PhL }}$ | 55 |  | 190 | ns | $C_{L}=15 \mathrm{pF}$, Figure 8 |
| Differential Skew tskew |  |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 8 |
| Enable Time |  | 5 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4853 |
| Disable Time |  | 20 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4853 |
| Enable Time from Shutdown |  | 4000 |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9, ADM4853 |
| Time to Shut Down | 50 | 330 | 3000 | ns | ADM4853 ${ }^{1}$ |

[^2]
## ADM4850-ADM4857

## ABSOLUTE MAXIMUM RATINGS

Table 7.

| Parameter | Rating |
| :--- | :--- |
| V cc to GND | 6 V |
| Digital I/O Voltage (DE, RE, DI, ROUT) | -0.3 V to V cc +0.3 V |
| Driver Output/Receiver Input Voltage | -9 V to +14 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OJA Thermal Impedance $\quad 110^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $\quad$ SOIC | $62^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\quad$ LFCSP |  |
| Lead Temperature | $300^{\circ} \mathrm{C}$ |
| $\quad$ Soldering (10 s) | $215^{\circ} \mathrm{C}$ |
| $\quad$ Vapour Phase ( 60 s ) | $220^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 s) |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. ADM4850-ADM4853 Pin Configuration

Table 8. ADM4850-ADM4853 Pin Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | RO | Receiver Output. When enabled, if $(A-B) \geq-30 \mathrm{mV}$, then $\mathrm{RO}=$ high. If $(A-B) \leq-200 \mathrm{mV}$, then $\mathrm{RO}=$ low. |
| 2 | $\overline{\mathrm{RE}}$ | Receiver Output Enable. <br> A low level enables the receiver output, RO. <br> A high level places it in a high impedance state. |
| 3 | DE | Driver Output Enable. A high level enables the driver differential inputs $A$ and $B$. A low level places it in a high impedance state. |
| 4 | DI | Driver Input. When the driver is enabled, a logic low on DI forces A low and B high, while a logic high on DI forces $A$ high and $B$ low. |
| 5 | GND | Ground. |
| 6 | A | Noninverting Receiver Input A/Driver Output A. |
| 7 | B | Inverting Receiver Input B/Driver Output B. |
| 8 | Vcc | 5 V Power Supply. |


| $\mathrm{v}_{\mathrm{cc}} 1$ | ADM48541 | 8 A |
| :---: | :---: | :---: |
| Ro 2 | ADM4855 | 7 B |
| DI 3 | ADM4857 | 6 |
| - 4 | TOP VIEW | 5 r |

Figure 3. ADM4854-ADM4857 Pin Configuration

Table 9. ADM4854-ADM4857 Pin Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | Vcc | 5 V Power Supply. |
| 2 | RO | Receiver Output. When enabled, if $(A-B) \geq-30 \mathrm{mV}$, then $\mathrm{RO}=$ high. <br> If $(A-B) \leq-200 \mathrm{mV}$, then $\mathrm{RO}=$ low. |
| 3 | DI | Driver Input. When the driver is enabled, a logic low on DI forces $Y$ low and $Z$ high, <br> while a logic high on DI forces $Y$ high and $Z$ low. |
| 4 | GND | Ground. |
| 5 | Y | Driver Noninverting Output. |
| 6 | Z | Driver Inverting Output. |
| 7 | B | Receiver Inverting Input. |
| 8 | A | Receiver Noninverting Input. |

## ADM4850-ADM4857

## TEST CIRCUITS



Figure 4. Driver Voltage Measurement


Figure 5. Driver Voltage Measurement over Common-Mode Voltage Range


Figure 6. Driver Propagation Delay


Figure 7. Driver Enable/Disable


Figure 8. Receiver Propagation Delay


Figure 9. Receiver Enable/Disable

## SWITCHING CHARACTERISTICS



Figure 10. Driver Propagation Delay, Rise/Fall Timing


Figure 11. Receiver Propagation Delay


Figure 12. Driver Enable/Disable Timing


Figure 13. Receiver Enable/Disable Timing

## ADM4850-ADM4857

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 14. Unloaded Supply Current vs. Temperature


Figure 15. Output Current vs. Receiver Output Low Voltage


Figure 16. Output Current vs. Receiver Output High Voltage


Figure 17. Receiver Output Low Voltage vs. Temperature


Figure 18. Receiver Output High Voltage Temperature


Figure 19. Driver Output Current vs. Differential Output Voltage


Figure 20. Output Current vs. Driver Low Voltage


Figure 21. Output Current vs. Driver Output High Voltage


Figure 22. Driver Propagation Delay vs. Temperature


Figure 23. Receiver Propagation Delay vs. Temperature


Figure 24. Driver/Receiver Propagation Delay (ADM4855, 500 kbps$)$


Figure 25. Driver/ Receiver Propagation Delay (ADM4855, 4 Mbps)

## ADM4850-ADM4857

## CIRCUIT DESCRIPTION

The ADM4850-ADM4857 are high speed RS-485/RS-422 transceivers offering enhanced performance over industrystandard devices. All devices in the family contain one driver and one receiver, but offer a choice of performance options. The devices feature true fail-safe operation, which means that a logic high receiver output is guaranteed when the receiver inputs are open-circuit or short-circuit, or when they are connected to a terminated transmission line with all drivers disabled (see the Fail-Safe Operation section).

## SLEW-RATE CONTROL

The ADM4850/ADM4854 feature a controlled slew-rate driver that minimizes electromagnetic interference (EMI) and reduces reflections caused by incorrectly terminated cables, allowing error-free data transmission rates up to 115 kbps . The ADM4851/ ADM4855 offer a higher limit on driver output slew rate, allowing data transmission rates up to 500 kbps. The driver slew rates of the ADM4852/ADM4856 and the ADM4853/ADM4857 are not limited, offering data transmission rates up to 2.5 Mbps and 10 Mbps , respectively.

## RECEIVER INPUT FILTERING

The receivers of all the devices incorporate input hysteresis. In addition, the receivers of the 115 kbps ADM4850/ADM485 and the 500 kbps ADM4851/ADM4855 incorporate input filtering. This enhances noise immunity with differential signals that have very slow rise and fall times. However, it causes the propagation delay to increase by $20 \%$.

## HALF-/FULL-DUPLEX OPERATION

Half-duplex operation implies that the transceiver can transmit and receive, but it can only do one of these at any given time. However, with full-duplex operation, the transceiver can transmit and receive simultaneously. The ADM4850-ADM4853 are half-duplex devices in which the driver and receiver share differential bus terminals. The ADM4854-ADM4857 are fullduplex devices, which have dedicated driver output and receiver input pins. Figure 26 and Figure 27 show typical half- and fullduplex topologies.


Figure 26. Typical Half-Duplex RS-485 Network Topology


Figure 27. Typical Full-Duplex Point-to-Point RS-485 Network Topology

## HIGH RECEIVER INPUT IMPEDANCE

The input impedance of the ADM485x receivers is $96 \mathrm{k} \Omega$, which is 8 times higher than the standard RS-485 unit load of $12 \mathrm{k} \Omega$. This $96 \mathrm{k} \Omega$ impedance, enables a standard driver to drive 32 unit loads or be connected to 256 ADM485x receivers. An RS-485 bus, driven by a single standard driver, can be connected to a combination of ADM485x and standard unit load receivers, up to an equivalent of 32 standard unit loads.

## THREE-STATE BUS CONNECTION

The half-duplex parts have a driver enable (DE) pin that enables the driver outputs when taken high, or puts the driver outputs into a high impedance state when taken low. Similarly, the halfduplex devices have an active-low receiver enable ( $\overline{\mathrm{RE}})$ pin. Taking this pin low enables the receiver, while taking it high puts the receiver outputs into a high impedance state. This allows several driver outputs to be connected to an RS-485 bus. Note that only one driver should be enabled at a time, while many receivers can be enabled.

## SHUTDOWN MODE

The ADM4850-ADM4853 have a low power shutdown mode, which is enabled by taking $\overline{\mathrm{RE}}$ high and DE low. If shutdown mode is not used, the fact that DE is active high and $\overline{\mathrm{RE}}$ is active low offers a convenient way of switching the device between transmit and receive by tying DE and $\overline{\mathrm{RE}}$ together.

The devices are guaranteed not to enter shutdown mode if DE and $\overline{\mathrm{RE}}$ are driven in this way. If DE is low and $\overline{\mathrm{RE}}$ is high for less than 50 ns , the device does not enter shutdown mode. If DE is low and $\overline{\mathrm{RE}}$ is high for less than 3000 ns , the device is guaranteed to enter shutdown mode.

## FAIL-SAFE OPERATION

The ADM4850-ADM4857 offer true fail-safe operation while remaining fully compliant with the $\pm 200 \mathrm{mV}$ EIA/TIA-485 standard. A logic-high receiver output is generated when the receiver inputs are shorted together or open-circuit, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver threshold between -30 mV and -200 mV . If the differential receiver input voltage (A-B) is greater than or equal to $-30 \mathrm{mV}, \mathrm{RO}$ is logic high. If A-B is less than or equal to $-200 \mathrm{mV}, \mathrm{RO}$ is logic low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0 V by the ADM485x's internal circuitry, which results in a logic high with 30 mV minimum noise margin.

## CURRENT LIMIT AND THERMAL SHUTDOWN

The ADM485x incorporates two protection mechanisms to guard the drivers against short circuits, bus contention, or other fault conditions. The first is a current-limiting output stage, which protects the driver against short circuits over the entire common-mode voltage range by limiting the output current to approximately 70 mA . Under extreme fault conditions where the current limit is not effective, a thermal shutdown circuit puts the driver outputs into a high impedance state if the die temperature exceeds $150^{\circ} \mathrm{C}$, and does not turn them back on until the temperature falls to $130^{\circ} \mathrm{C}$.

## ADM4850-ADM4857

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 28. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8)
Dimensions shown in millimeters and (inches)


Figure 29. 8-Lead Lead Frame Chip Scale Package [LFCSP] (CP-8-2)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Type | Branding |
| :---: | :---: | :---: | :---: | :---: |
| ADM4850ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOR |
| ADM4850ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOR |
| ADM4850AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4850AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4850AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4851ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOS |
| ADM4851ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOS |
| ADM4851AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4851AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4851AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4852ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOT |
| ADM4852ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOT |
| ADM4852AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4852AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4852AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4853ACP-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOU |
| ADM4853ACP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package | CP-8-2 | MOU |
| ADM4853AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4853AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4853AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4854AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4855AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4855AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4855AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4856AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4856AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4856AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4857AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4857AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |
| ADM4857AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |  |

## ADM4850-ADM4857

## NOTES


[^0]:    ${ }^{1}$ Guaranteed by design.

[^1]:    ${ }^{1}$ The half-duplex device is put into shutdown mode by driving $\overline{R E}$ high and DE low. If these inputs are in this state for less than 50 ns, the device is guaranteed not to enter shutdown mode. If the enable inputs are in this state for at least 3000 ns , the device is guaranteed to enter shutdown mode.

[^2]:    ${ }^{1}$ The half-duplex device is put into shutdown mode by driving $\overline{R E}$ high and DE low. If these inputs are in this state for less than 50 ns, the device is guaranteed not to enter shutdown mode. If the enable inputs are in this state for at least 3000 ns , the device is guaranteed to enter shutdown mode.

