## Data Sheet

## FEATURES

SPI/QSPI/MICROWIRE-compatible interface (ADG714)
ADG715: $I^{2} \mathrm{C}$-compatible interface (ADG715)
2.7 V to 5.5 V single supply
$\pm 2.5 \mathrm{~V}$ dual supply
$2.5 \Omega$ on resistance
$0.6 \Omega$ on resistance flatness
0.1 nA leakage currents

Octal SPST
Power-on reset
Fast switching times
TTL/CMOS compatible
24-lead TSSOP and 24-lead LFCSP

## APPLICATIONS

## Data acquisition systems

Communication systems
Relay replacement
Audio and video switching

## GENERAL DESCRIPTION

The ADG714/ADG715 are complementary metal-oxide semiconductor (CMOS), octal single-pole, single-throw (SPST) switches, controlled via either a 2 - or 3-wire serial interface. On resistance is closely matched between the switches and is flat over the full signal range. Each switch conducts equally well in both directions, and the input signal range extends to the supplies. Data is written to these devices in the form of 8 bits, each bit corresponding to one channel.

The ADG714 uses a 3-wire serial interface that is compatible with serial peripheral interface (SPI), QSPI" ${ }^{\text {ma }}$, MICROWIRE ${ }^{m "}$ interface standards, and most digital signal processing (DSP) interface standards. The output of the shift register DOUT enables a number of these devices to be daisy-chained.
The ADG715 uses a 2 -wire serial interface that is compatible with the $\mathrm{I}^{2} \mathrm{C}$ interface standard. The ADG715 has four hardwired addresses, selectable from two external address pins (A0 and A1). The pins allow the two LSBs of the 7-bit slave address to be set by the user. A maximum of four of these devices may be connected to the bus.

On power-up of these devices, all switches are in the off condition, and the internal registers contain all zeros.
A low power consumption and operating supply range of 2.7 V to 5.5 V make these devices ideal for many applications. These devices can also be supplied from a dual $\pm 2.5 \mathrm{~V}$ supply. The ADG714 is available in a 24 -lead TSSOP and a 24 -lead LFCSP,

## Rev. E

FUNCTIONAL BLOCK DIAGRAMS


Figure 1. ADG714 Functional Block Diagram


Figure 2. ADG715 Functional Block Diagram
and the ADG715 is available in a 24 -lead TSSOP.

## PRODUCT HIGHLIGHTS

1. 2- or 3-wire serial interface.
2. Single-/dual-supply operation.

The ADG714 and ADG715 are fully specified and guaranteed with $3 \mathrm{~V}, 5 \mathrm{~V}$, and $\pm 2.5 \mathrm{~V}$ supply rails.
3. Low on resistance, typically $2.5 \Omega$.
4. Low leakage.
5. Power-on reset.
6. A 24-lead TSSOP for both the ADG714 and the ADG715. A 24-lead LFCSP for the ADG714.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2000-2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## TABLE OF CONTENTS

Features 1
Applications. ..... 1
General Description .....  1
Functional Block Diagrams. .....  1
Product Highlights .....  1
Revision History ..... 2
Specifications ..... 3
5 V Single Supply ..... 3
3 V Single Supply ..... 4
$\pm 2.5$ V Dual Supply ..... 5
Timing Characteristics ..... 7
Absolute Maximum Ratings ..... 9
Thermal Resistance ..... 9
ESD Caution ..... 9
REVISION HISTORY
6/2018-Rev. D to Rev. E
Updated Format Universal
Changes to Features Section, General Description Section, and
Product Highlights Section ..... 1
Added Figure 2; Renumbered Sequentially .....  1
Added 5 V Single Supply Section ..... 3
Changes to Table 1 ..... 3
Added 3 V Single Supply Section ..... 4
Changes to Table 2 ..... 4
Changed Dual Supply Section to $\pm 2.5 \mathrm{~V}$ Dual Supply Section .....  5
Changes to $\pm 2.5 \mathrm{~V}$ Dual Supply Section and Table 3 ..... 5
Changed ADG714 Timing Characteristics Section to Timing Characteristics Section ..... 7
Changes to ADG714 Section, Table 4, ADG715 Section, and Table 5 ..... 7
Added Timing Diagrams Section ..... 8
Moved Figure 4 ..... 8
Changes to Table 6 ..... 9
Added Thermal Resistance Section and Table 7; Renumbered Sequentially ..... 9
Changes to Figure 5 ..... 10
Added Figure 6 and Table 9. ..... 11
Changes to Figure 14 Caption, Figure 16 Caption, Figure 17Caption, Figure 18, and Figure 1914
Changes to Figure 20 ..... 15
Added Figure 23 ..... 15
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 21
Pin Configurations and Function Descriptions ..... 10
Typical Performance Characteristics ..... 13
Terminology ..... 16
Theory of Operation ..... 17
Power-On Reset ..... 17
Serial Interface ..... 17
Applications Information ..... 19
Multiple Devices on One Bus ..... 19
Daisy-Chaining Multiple ADG714 Devices ..... 19
Power Supply Sequencing ..... 19
Decoding Multiple ADG714 Devices Using the ADG739 ..... 20
Outline Dimensions ..... 21
Ordering Guide ..... 21
10/2015—Rev. C to Rev. D
Changes to ADG714 Timing Characteristics Table and Figure 1 .....  5
Changes to Ordering Guide ..... 16
1/2013—Rev. B to Rev. C
Changes to Dual Supply Table Summary and $\mathrm{I}_{\mathrm{DD}}$ Test Conditions/Comments .....  4
Changes to Ordering Guide ..... 16
11/2002—Rev. A to Rev. B
Edits to Features. .....  1
Edits to General Description .....  1
Edits to Product Highlights .....  1
Edits to Specifications ..... 3, 4
Edits to TPCs 2 and 5 ..... 10
Edits to TPCs 8 and 9 . ..... 11
Edits to TPCs 14 ..... 12
Edits to Figure 8 ..... 15
4/2000—Revision 0: Initial Version

## SPECIFICATIONS

5 V SINGLE SUPPLY
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and GND $=0 \mathrm{~V}$, unless otherwise noted. Temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Table 1.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On Resistance Match Between Channels, $\Delta$ Ron <br> On Resistance Flatness, Rflat(ON) | $\begin{aligned} & 2.5 \\ & 4.5 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 5 \\ & 5.4 \\ & 0.8 \\ & \\ & 1.2 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$ $\begin{aligned} & V_{S}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, ID (OFF) <br> Channel On Leakage, ID (ON), IS (ON) | $\begin{aligned} & \pm 0.01 \\ & \pm 0.1 \\ & \pm 0.01 \\ & \pm 0.1 \\ & \pm 0.01 \\ & \pm 0.1 \end{aligned}$ | $\begin{aligned} & \pm 0.3 \\ & \pm 0.3 \\ & \pm 0.3 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & \mathrm{V} \mathrm{DD}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \end{aligned}$ |
| DIGITAL INPUTS <br> Input Voltage <br> High, VINH <br> Low, VinL <br> High or Low Input Current, $\mathrm{I}_{\mathrm{NH}}$ or $\mathrm{I}_{\mathrm{INL}}$ <br> Digital Input Capacitance, $\mathrm{Cl}_{\mathrm{IN}}$ | $\begin{aligned} & 0.005 \\ & 3 \end{aligned}$ | $\begin{gathered} 2.4 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $\vee$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DIGITAL OUTPUT, ADG714, DOUT Output Voltage Low, Vol Digital Output Capacitance, Cout | 4 | 0.4 | $\checkmark$ max pF typ | $\mathrm{I}_{\text {SINK }}=6 \mathrm{~mA}$ |
| DIGITAL INPUTS, SCL, SDA Input Voltage <br> High, VINH <br> High, VINH <br> Input Leakage Current, IIN <br> Input Hysteresis, $\mathrm{V}_{\text {HYst }}$ Input Capacitance, Cin | $\begin{aligned} & 0.005 \\ & 0.05 \times V_{D D} \\ & 6 \end{aligned}$ | $\begin{aligned} & 0.7 \times V_{D D} \\ & V_{D D}+0.3 \\ & -0.3 \\ & 0.3 \times V_{D D} \\ & \\ & \pm 1 \end{aligned}$ | $\vee$ min <br> $V$ max <br> $V$ min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ <br> V min <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| LOGIC OUTPUT, SDA Output Voltage Low, Vol |  | $\begin{aligned} & 0.4 \\ & 0.6 \end{aligned}$ | $\checkmark$ max <br> V max | $\begin{aligned} & \mathrm{I}_{\mathrm{IINK}}=3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=6 \mathrm{~mA} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS <br> On Time, ton ADG714 <br> ADG715 | 20 95 | $\begin{aligned} & 32 \\ & 140 \end{aligned}$ | ns typ ns max ns typ ns max | $\begin{aligned} & V_{S}=3 \mathrm{~V}, R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=3 \mathrm{~V}, R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \end{aligned}$ |


| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Off Time, toff |  |  |  |  |
| ADG714 | 8 | 15 | ns typ ns max | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  |  |  |
| ADG715 | 85 |  | ns typ | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  | 130 | ns max |  |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | 8 |  | ns typ | $\mathrm{V}_{S}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{L}=35 \mathrm{pF}$ |
|  |  | 1 | ns min |  |
| Charge Injection, Qinj | $\pm 3$ |  | pC typ | $\mathrm{V}_{S}=2 \mathrm{~V}, \mathrm{R}_{S}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |
| Off Isolation | -60 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ |
|  | -80 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ |
| Channel to Channel Crosstalk | -70 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ |
|  | -90 |  | dB typ | $\mathrm{RL}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$ |
| -3 dB Bandwidth | 155 |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |
| Insertion Loss | -0.3 |  | dB typ |  |
| Off Switch Source Capacitance, $\mathrm{Cs}_{\text {(OfF) }}$ | 11 |  | pF typ |  |
| Off Switch Drain Capacitance, CD (0fF) | 11 |  | pF typ |  |
| On Switch Capacitance, $\mathrm{C}_{\mathrm{D}(\mathrm{ON})}, \mathrm{C}_{\text {S (ON) }}$ | 22 |  | pF typ |  |
| POWER REQUIREMENTS |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
| Positive Power Supply Current, IDD | 10 | 20 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | Digital inputs $=0 \mathrm{~V}$ or 5.5 V |

## 3 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and GND $=0 \mathrm{~V}$, unless otherwise noted. Temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Table 2.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On Resistance Match Between Channels, $\Delta$ RoN <br> On Resistance Flatness, Rflaton) | $\begin{aligned} & 6 \\ & 11 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 12 \\ & 0.4 \\ & 1.2 \\ & 3.5 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage, Is (OFF) <br> Drain OFF Leakage, $I_{D(O F F)}$ <br> Channel ON Leakage, $I_{\text {D (ON), }} \mathrm{I}_{\text {(ON) }}$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.1 \\ & \pm 0.01 \\ & \pm 0.1 \\ & \pm 0.01 \\ & \pm 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 0.3 \\ & \pm 0.3 \\ & \pm 0.3 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V} / 1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } 3 \mathrm{~V} \end{aligned}$ |
| DIGITAL INPUTS <br> Input Voltage <br> High, VINH <br> Low, $\mathrm{V}_{\text {INL }}$ <br> High or Low Input Current, linh or linL <br> Digital Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & 0.005 \\ & 3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 0.1 \end{aligned}$ | $\vee$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DIGITAL OUTPUT, ADG714, DOUT Output Voltage Low, VoL Digital Output Capacitance, Cout | 4 | 0.4 | $\checkmark$ max pF typ | $\mathrm{Isink}=6 \mathrm{~mA}$ |



## $\pm 2.5$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-2.5 \mathrm{~V} \pm 10 \%$, and GND $=0 \mathrm{~V}$, unless otherwise noted. Temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Table 3.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |
| Analog Signal Range |  | $\mathrm{V}_{S S}$ to $\mathrm{V}_{\text {D }}$ | V |  |
| On Resistance, Ron | 2.5 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{l}_{\mathrm{DS}}=10 \mathrm{~mA}$ |
|  | 4.5 | 5 | $\Omega$ max |  |
| On Resistance Match Between Channels, $\Delta$ Ron |  | 0.4 | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{l}_{\mathrm{DS}}=10 \mathrm{~mA}$ |
|  |  | 0.8 | $\Omega$ max |  |
| On Resistance Flatness, Rflat(on) | 0.6 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{l}_{\mathrm{DS}}=10 \mathrm{~mA}$ |
|  |  | 1 | $\Omega$ max |  |


| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (OfF) <br> Drain Off Leakage, ID (OFF) <br> Channel On Leakage, $I_{\text {(ON) }} I_{\mathrm{I}_{\text {(ON) }}}$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.1 \\ & \pm 0.01 \\ & \pm 0.1 \\ & \pm 0.01 \\ & \pm 0.1 \\ & \hline \end{aligned}$ | $\begin{gathered} \pm 0.3 \\ \pm 0.3 \\ \pm 0.3 \end{gathered}$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+2.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-2.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+2.25 \mathrm{~V} /-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-1.25 \mathrm{~V} /+2.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=+2.25 \mathrm{~V} /-1.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-1.25 \mathrm{~V} /+2.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=+2.25 \mathrm{~V} /-1.25 \mathrm{~V} \end{aligned}$ |
| DIGITAL INPUTS <br> Input Voltage <br> High, VINH <br> Low, VinL <br> High or Low Input Current, line or liň <br> Digital Input Capacitance, CIN | $\begin{aligned} & 0.005 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{gathered} 1.7 \\ 0.7 \\ \pm 0.1 \end{gathered}$ | $V$ min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DIGITAL OUTPUT, ADG714, DOUT Output Voltage Low, Vol Digital Output Capacitance, Cout | 4 | 0.4 | $\checkmark$ max pF typ | $\mathrm{I}_{\text {SINK }}=6 \mathrm{~mA}$ |
| DIGITAL INPUTS, SCL, SDA Input Voltage <br> High, VINH <br> High, VINH <br> Input Leakage Current, lin <br> Input Hysteresis, V ${ }_{\text {HYst }}$ Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & 0.005 \\ & \\ & 0.05 \times V_{D D} \\ & 6 \end{aligned}$ | $\begin{aligned} & 0.7 \times V_{D D} \\ & V_{D D}+0.3 \\ & -0.3 \\ & 0.3 \times V_{D D} \\ & \pm 1 \end{aligned}$ | $V$ min <br> V max <br> $V$ min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $V$ min <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| LOGIC OUTPUT, SDA Output Voltage Low, Vol |  | $\begin{aligned} & 0.4 \\ & 0.6 \end{aligned}$ | $\checkmark$ max <br> $\checkmark$ max | $\begin{aligned} & \mathrm{I}_{\operatorname{sinK}}=3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=6 \mathrm{~mA} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS <br> On Time, ton ADG714 <br> ADG715 | 20 133 | 32 $200$ | ns typ ns max ns typ ns max | $\begin{aligned} & V_{S}=1.5 \mathrm{~V}, R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=1.5 \mathrm{~V}, R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \end{aligned}$ |
| Off Time, toff ADG714 | 8 | $18$ | ns typ ns max | $\mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
| ADG715 | 124 | 190 | ns typ ns max | $\mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
| Break-Before-Make Time Delay, $\mathrm{to}_{\text {D }}$ | 8 | $1$ | ns typ ns min | $\mathrm{V}_{\mathrm{S}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
| Charge Injection, Qinj | $\pm 3$ |  | pC typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ |
| Off Isolation | $\begin{aligned} & -60 \\ & -80 \end{aligned}$ |  | dB typ <br> dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{RL}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| Channel to Channel Crosstalk | $\begin{aligned} & -70 \\ & -90 \end{aligned}$ |  | dB typ <br> dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| -3 dB Bandwidth Insertion Loss | $\begin{gathered} 155 \\ -0.3 \end{gathered}$ |  | MHz typ dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |


| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Off Switch Source Capacitance, $\mathrm{Cs}_{\text {(OfF) }}$ | 11 |  | pF typ |  |
| Off Switch Drain Capacitance, CD (OFF) | 11 |  | pF typ |  |
| On Switch Capacitance, $\mathrm{C}_{\mathrm{D} \text { (ON), }} \mathrm{C}_{\text {S (ON) }}$ | 22 |  | pF typ |  |
| POWER REQUIREMENTS |  |  |  | $\mathrm{V}_{\mathrm{DD}}=+2.75 \mathrm{~V}, \mathrm{~V}_{S S}=-2.75 \mathrm{~V}$ |
| Positive Power Supply Current, IDD | 15 |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  | 25 | $\mu \mathrm{A}$ max |  |
| Negative Power Supply Current, Iss | 15 |  | $\mu A$ typ |  |
|  |  | 25 | $\mu \mathrm{A}$ max |  |

## TIMING CHARACTERISTICS

ADG714
$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V . All specifications are from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 3. All input signals are specified with $t_{R}=t_{F}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.V_{D D}\right)$ and timed from a voltage level of $\left(V_{\text {II }}+V_{\text {IH }}\right) / 2$.

Table 4.

| Parameter | Limit at $\mathrm{T}_{\text {min, }} \mathrm{T}_{\text {max }}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {scık }}$ | 30 | MHz max | SCLK cycle frequency |
| $\mathrm{t}_{1}$ | 33 | ns min | SCLK cycle time |
| $\mathrm{t}_{2}$ | 13 | ns min | SCLK high time |
| $\mathrm{t}_{3}$ | 13 | ns min | SCLK low time |
| $\mathrm{t}_{4}$ | 0 | $n \mathrm{nmin}$ | $\overline{\text { SYNC }}$ to SCLK rising edge setup time |
| $\mathrm{t}_{5}$ | 5 | $n s$ min | Data setup time |
| $\mathrm{t}_{6}$ | 4.5 | ns min | Data hold time |
| $\mathrm{t}_{7}$ | 0 | ns min | SCLK falling edge to $\overline{S Y N C}$ rising edge |
| $\mathrm{t}_{8}$ | 33 | ns min | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{ta}_{9}{ }^{1}$ | 20 | ns max | SCLK rising edge to DOUT valid |
| $\mathrm{t}_{10}$ | 0 | $n \mathrm{nmin}$ | SCLK falling edge to $\overline{\text { SYNC }}$ falling edge |
| $\mathrm{t}_{11}$ | 6 | ns max | $\overline{\text { SYNC }}$ rising edge to SCLK rising edge |

## ADG715

VDD $=2.7 \mathrm{~V}$ to 5.5 V . All specifications are from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 4 .
Table 5.

| Parameter | Limit at $\mathrm{T}_{\text {min, }} \mathrm{T}_{\text {max }}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| fscl | 400 | kHz max | SCL clock frequency |
| $\mathrm{t}_{1}$ | 2.5 | $\mu \mathrm{s}$ min | SCL cycle time |
| $\mathrm{t}_{2}$ | 0.6 | $\mu s$ min | SCL high time, $\mathrm{t}_{\text {HIGH }}$ |
| $\mathrm{t}_{3}$ | 1.3 | $\mu s$ min | SCL low time, tow |
| $\mathrm{t}_{4}$ | 0.6 | $\mu s$ min | Start/repeated start condition hold time, $\mathrm{thri}, \mathrm{STA}^{\text {d }}$ |
| $\mathrm{t}_{5}$ | 100 | $n s$ min | Data setup time, $\mathrm{t}_{\text {SU, DAT }}$ |
| $\mathrm{t}_{6}{ }^{1}$ | 0.9 | $\mu \mathrm{s}$ max | Data hold time, $\mathrm{t}_{\mathrm{HD}, \mathrm{DAT}}$ |
|  | 0 | $\mu s$ min |  |
| $\mathrm{t}_{7}$ | 0.6 | $\mu \mathrm{s}$ min | Setup time for repeated start, $\mathrm{t}_{\text {Su, STA }}$ |
| $\mathrm{t}_{8}$ | 0.6 | $\mu \mathrm{s}$ min | Stop condition setup time, $\mathrm{t}_{\text {su, sтo }}$ |
| t9 | 1.3 | $\mu s$ min | Bus free time between a stop condition and a start condition, tbuF |
| $\mathrm{t}_{10}$ | 300 | ns max | Rise time of both SCL and SDA when receiving, $\mathrm{t}_{\mathrm{R}}$ |
|  | $20+0.1 C_{b}{ }^{2}$ | $n \mathrm{n}$ min |  |
| $t_{11}$ | 250 | ns max | Fall time of SDA when receiving, $\mathrm{t}_{F}$ |
| $\mathrm{t}_{11}$ | 300 | ns max | Fall time of SDA when transmitting, $\mathrm{t}_{\mathrm{F}}$ |
|  | $0.1 C_{b}{ }^{2}$ | ns min |  |


| Parameter | Limit at TMIN, $_{\text {MAX }}$ | Unit | Conditions/Comments |
| :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\mathrm{b}}$ | 400 | pF max | Capacitive load for each bus line |
| $\mathrm{t}_{\mathrm{sP}}{ }^{3}$ | 50 | ns max | Pulse width of spike suppressed |

${ }^{1}$ A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathbb{H}}$ min of the SCL signal) to bridge the undefined region of the falling edge of SCL.
${ }^{2} C_{b}$ is the total capacitance of one bus line in pF . $\mathrm{t}_{\mathrm{R}}$ and $\mathrm{t}_{\mathrm{F}}$ measured between $0.3 \times \mathrm{V}_{\mathrm{DD}}$ and $0.7 \times \mathrm{V}_{\mathrm{DD}}$.
${ }^{3}$ Input filtering on both the SCL and SDA inputs suppress noise spikes that are less than 50 ns .

## Timing Diagrams


*DATA FROM PREVIOUS WRITE CYCLE
Figure 3. 3-Wire Serial Interface Timing Diagram


Figure 4. 2-Wire Serial Interface Timing Diagram

## ADG714/ADG715

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {S }}$ | 7V |
| VDD to GND | -0.3 V to +7 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -3.5 V |
| Analog Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, Sx or Dx | 100 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or Dx | 30 mA |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Lead Temperature, Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Infrared Reflow (20 sec) | $235^{\circ} \mathrm{C}$ |

${ }^{1}$ Overvoltages at the DIN pin, Sx, or Dx are clamped by internal diodes. Limit current to the given maximum ratings.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment.
Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. $\theta_{\mathrm{JC}}$ is the junction to case thermal resistance.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| RU-24 | 128 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| CP-24-10 | $127.99^{1}$ | $15.38^{2}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD-51.
${ }^{2}$ Thermal impedance simulated values are based on a cool plate location at the top of the package and measured at the bottom of the exposed paddle of the LFCSP.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

| SCLK 1 | ADG714 TOP VIEW (Not to Scale) | 24 | $\overline{\text { SYNC }}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{DD}} 2$ |  | 23 | RESET |
| din 3 |  | 22 | DOUT |
| GND 4 |  | 21 | $\mathrm{V}_{\mathrm{ss}}$ |
| S1 5 |  | 20 | S8 |
| D1 6 |  | 19 | D8 |
|  |  | 18 | S7 |
| D2 8 |  | 17 | D7 |
| S3 9 |  | 16 | S6 |
| D3 10 |  | 15 | D6 |
| S4 11 |  | 14 | S5 |
| D4 12 |  | 13 | D5 |

Figure 5. ADG714 TSSOP Pin Configuration
Table 8. ADG714 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial <br> clock input. These devices accommodate serial input rates of up to 30 MHz. <br> Positive Analog Supply Voltage. |
| 3 | VDD | Serial Data Input. Data is clocked into the 8-bit input register on the falling edge of the serial <br> clock input. <br> Ground Reference. <br> Source. These pins may be an input or an output. |
| 4 | DIN | GND |
| $5,7,9,11,14,16,18,20$ | Sx | Dx |
| 21 | Drain. These pins may be an input or an output. |  |
| 22 | VOUT | Negative Analog Supply Voltage. For single-supply operation, tie this pin to ground. <br> Serial Data Output. This pin allows a number of devices to be daisy-chained. Data is clocked out <br> of the input shift register on the rising edge of SCLK. DOUT is an open-drain output that is pulled <br> to the supply with an external pull-up resistor. <br> Active Low Control Input. This pin clears the input register and turns all switches to the off <br> condition. <br> Active Low Control Input. This pin is the frame synchronization signal for the input data. When |
| 24 | SYNC | SYNC goes low, this pin powers on the SCLK and DIN buffers and the input shift register is <br> enabled. Data is transferred on the falling edges of the following clock cycle. Taking SYNC high <br> updates the switches. |



Figure 6. ADG714 LFCSP Pin Configuration
Table 9. ADG714 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground (0 V) Reference. |
| 2, 4, 6, 8, 11, 13, 15, 17 | Sx | Source. These pins may be an input or an output. |
| 3, 5, 7, 9, 10, 12, 14, 16 | Dx | Drain. These pins may be an input or an output. |
| 18 | $\mathrm{V}_{\text {ss }}$ | Most Negative Power Supply Potential. In single-supply applications, $\mathrm{V}_{\mathrm{ss}}$ is connected to ground. |
| 19 | DOUT | Serial Data Output. This pin is used for daisy-chaining a number of these devices together or for reading back data in the shift register for diagnostic purposes. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock. Pull this open-drain output to the supply with an external resistor. |
| 20 | $\overline{\text { RESET }}$ | $\overline{\mathrm{RESET}}$. Under normal operation, drive the $\overline{\mathrm{RESET}}$ pin with a 2.7 V to 5 V supply. Pull the pin low ( $<0.8 \mathrm{~V}$ ) for a short period ( 15 ns is sufficient) to complete a hardware reset. All switches are opened and the appropriate registers are cleared to 0 . When using the RESET pin to complete a hardware reset, all other SPI pins ( $\overline{\mathrm{SYNC}}$, SCLK, and DIN) must be driven low. |
| 21 | $\overline{\text { SYNC }}$ | Active Low Control Input. This pin is the frame synchronization signal for the input data. When SYNC goes low, this pin powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges of the following clock cycle. Taking $\overline{\text { SYNC }}$ high updates the switch condition. |
| 22 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data is transferred at rates of up to 50 MHz . |
| 23 | VDD | Most Positive Power Supply Potential. |
| 24 | DIN | Serial Data Input. This device has an 8-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| EP | EP | Exposed Pad. Exposed pad tied to the substrate, $\mathrm{V}_{\text {ss }}$. |



Table 10. ADG715 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | SCL | Serial Clock Line. This pin is used in conjunction with the SDA line to clock data into the 8-bit input shift register. Clock rates of up to 400 kbps are accommodated with this 2 -wire serial interface. |
| 2 | V ${ }_{\text {D }}$ | Positive Analog Supply Voltage. |
| 3 | SDA | Serial Data Line. This pin is used in conjunction with the SCL line to clock data into the 8 -bit input shift register during the write cycle and used to read back one byte of data during the read cycle. SDA is a bidirectional open-drain data line that is pulled to the supply with an external pull-up resistor. |
| 4 | GND | Ground Reference. |
| 5, 7, 9, 11, 14, 16, 18, 20 | Sx | Source. These pins may be an input or an output. |
| 6, 8, 10, 12, 13, 15, 17, 19 | Dx | Drain. These pins may be an input or an output. |
| 21 | Vss | Negative Analog Supply Voltage. For single-supply operation, tie this pin to ground. |
| 22 | A1 | Address Input. This pin sets the second LSB of the 7-bit slave address. |
| 23 | RESET | Active Low Control Input. This pin clears the input register and turns all switches to the off condition. |
| 24 | A0 | Address Input. This pin sets the LSB of the 7-bit slave address. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. On Resistance as a Function of $V_{D}\left(V_{s}\right)$, Single Supply


Figure 9. On Resistance as a Function of $V_{D}\left(V_{S}\right)$, Dual Supply


Figure 10. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, $V_{D D}=5 \mathrm{~V}$


Figure 11. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Different Temperatures, $V_{D D}=3 \mathrm{~V}$


Figure 12. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Different Temperatures, Dual Supply


Figure 13. Leakage Currents as a Function of $V_{D}\left(V_{S}\right)$


Figure 14. Leakage Currents as a Function of $V_{D}\left(V_{s}\right)$, Single Supply


Figure 15. Leakage Currents as a Function of $V_{D}\left(V_{s}\right)$, Dual Supply


Figure 16. Leakage Currents as a Function of Temperature at $\pm 2.75$ V Dual Supply and +5 V Single Supply


Figure 17. Leakage Currents as a Function of Temperature at 3 V Single Supply


Figure 18. Off Isolation vs. Frequency


Figure 19. On Response vs. Frequency


Figure 20. Crosstalk vs. Frequency


Figure 21. Qinu vs. Source/Drain Voltage


Figure 22. ton/toff Times vs. Temperature for the ADG714


Figure 23. AC Power Supply Rejection Ratio (AC PSRR) vs. Frequency, 5 V Single Supply

## TERMINOLOGY

$V_{D D}$
Most positive power supply potential.
Vss
Most negative power supply in a dual-supply application. In single-supply applications, tie this pin to ground.

## $I_{D D}$

Positive supply current.
Iss
Negative supply current.

## GND

Ground (0 V) reference.
Sx
Source terminal. May be an input or an output.
Dx
Drain terminal. May be an input or an output.
Ron
Ohmic resistance between $D x$ and $S x$.

## $\Delta R_{\text {ON }}$

On resistance match between any two channels, for example,
$\mathrm{R}_{\mathrm{ON}} \max -\mathrm{R}_{\mathrm{ON}} \min$.
$\mathbf{R}_{\text {flat(ON) }}$
Flatness is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range.

IS (OFF)
Source leakage current with the off switch.
$\mathrm{I}_{\mathrm{D} \text { ( } \mathrm{OFF} \text { ) }}$
Drain leakage current with the off switch.
$\mathrm{I}_{\mathrm{D}(\mathrm{ON})}, \mathrm{I}_{\mathrm{s}(\mathrm{ON})}$
Channel leakage current with the on switch.
$V_{D}, V_{s}$
Analog voltage on the Dx and Sx terminals.
$\mathrm{C}_{\text {( } \mathrm{OFF} \text { ) }}$
Off switch source capacitance. Cs (off) is measured with reference to ground.
$\mathrm{C}_{\mathrm{D} \text { (off) }}$
Off switch drain capacitance. $C_{D}$ (off) is measured with reference to ground.

## $C_{\text {D (ON), }} \mathrm{C}_{\mathrm{S} \text { (ON) }}$

On switch capacitance. $\mathrm{C}_{\mathrm{D}(\mathrm{ON})}, \mathrm{C}_{\mathrm{S}(\mathrm{ON})}$ is measured with reference to ground.
$\mathrm{C}_{\mathrm{IN}}$
Digital input capacitance.
$t_{\text {ON }}$
Delay time between loading new data to the shift register and selected switches switching on.
$\mathbf{t}_{\text {OFF }}$
Delay time between loading new data to the shift register and selected switches switching off.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another because of parasitic capacitance.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Bandwidth

The frequency at which the output is attenuated by -3 dB .

## On Response

The frequency response of the on switch.

## Insertion Loss

The loss due to the on resistance of the switch. Insertion loss = $20 \log _{10}$ (Vout with switch and Vout without switch).

VinL
Maximum input voltage for Logic 0 .
$V_{\text {INH }}$
Minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}, \mathrm{I}_{\text {INH }}$
Input current of the digital input.
$I_{\text {DD }}$
Positive supply current.

## THEORY OF OPERATION

The ADG714 and ADG715 are serially controlled, octal SPST switches, controlled by either a 2 - or 3 -wire interface. Each bit of the 8-bit serial word corresponds to one switch of the device. A Logic 1 in the bit position turns the switch on, and a Logic 0 turns the switch off. Each switch is independently controlled by an individual bit, which provides the option of having any, all, or none of the switches on.

When changing the switch conditions, a new 8 -bit word is written to the input shift register. Some of the bits may be the same as the previous write cycle because the user may not change the state of some switches. To minimize glitches on the output of these switches, the devices compare the state of switches from the previous write cycle. When the switches are already in the on condition and are required to stay on, there are minimal glitches on the output of the switch.

## POWER-ON RESET

On power-up of the device, all switches are in the off condition, the internal shift register is filled with zeros, and the register remains so until a valid write takes place.

## SERIAL INTERFACE

## 3-Wire Serial Interface

The ADG714 has a 3-wire serial interface ( $\overline{\text { SYNC }}$, SCLK, and DIN), that is compatible with SPI, QSPI, MICROWIRE interface standards, and most DSP interface standards. Figure 3 shows the timing diagram of a typical write sequence.
Data is written to the 8 -bit shift register via DIN under the control of the $\overline{\text { SYNC }}$ and SCLK signals. Data may be written to the shift register in more or less than eight bits. In each case, the shift register retains the last eight written bits.
When SYNC goes low, the input shift register is enabled. Data from DIN is clocked into the shift register on the falling edge of SCLK. Each bit of the 8-bit word corresponds to one of the eight switches. Figure 24 shows the contents of the input shift register. Data appears on the DOUT pin on the rising edge of SCLK suitable for daisy chaining, delayed by eight bits. When all eight bits have been written into the shift register, the $\overline{\mathrm{SYNC}}$ line is brought high again. The switches are updated with the new configuration, and the input shift register is disabled. With $\overline{\text { SYNC }}$ held high, the input shift register is disabled so that further data or noise on the DIN line has no effect on the shift register.


Figure 24. Input Shift Register Contents

## 2-Wire Serial Interface

The ADG715 is controlled via an $\mathrm{I}^{2} \mathrm{C}$-compatible serial bus. This device is connected to the bus as a slave device (no clock is generated by the switch).

The ADG715 has a 7-bit slave address. The five MSBs are 10010 and the two LSBs are determined by the state of the A0 and A1 pins.
The 2-wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, which is when a high to low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of a 7 -bit slave address followed by an $\mathrm{R} / \overline{\mathrm{W}}$ bit (this bit determines whether data is read from or written to the slave device).
The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (the pulling of SDA line is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is high, the master reads from the slave device. If the $R / \bar{W}$ bit is low, the master writes to the slave device.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
3. When all data bits are read or written, a stop condition is established by the master. A stop condition is defined as a low to high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse, and the SDA line remains high. The master brings the SDA line low before the tenth clock pulse and then high during the tenth clock pulse to establish a stop condition.

See Figure 25 for an ADG715 write sequence.
A repeated write function gives the user the flexibility to update the matrix switch a number of times after addressing the device only once. During the write cycle, each data byte updates the configuration of the switches. For example, after the matrix switch acknowledges its address byte and receives one data byte, the switches update after the data byte. If another data byte is written to the matrix switch while still in the same addressed slave device, this data byte also causes a switch configuration update. Repeating the read of the matrix switch is also allowed.

## ADG714/ADG715

## Input Shift Register

The input shift register is eight bits wide. Figure 24 illustrates the contents of the input shift register. Data is loaded into the device as an 8-bit word under the control of a serial clock input, SCL. The timing diagram for this operation is shown in Figure 4. The 8-bit word consists of eight data bits, each controlling one switch. MSB (Bit 7) is loaded first.

## Write Operation

When writing to the ADG715, the user begins with an address byte and an $\mathrm{R} / \overline{\mathrm{W}}$ bit, after which the switch acknowledges that it is prepared to receive data by pulling SDA low. This address
byte is followed by the 8 -bit word. The write operation for the switch is shown in Figure 25.

## Read Operation

When reading data back from the ADG715, the user begins with an address byte and an $\mathrm{R} / \overline{\mathrm{W}}$ bit, after which the switch acknowledges that it is prepared to transmit data by pulling SDA low. The readback operation is a single byte that consists of the eight data bits in the input register. The read operation for the switch is shown in Figure 26.


Figure 25. ADG715 Write Sequence


Figure 26. ADG715 Readback Sequence

## APPLICATIONS INFORMATION

MULTIPLE DEVICES ON ONE BUS
Figure 27 shows four ADG715 devices on the same serial bus. Each has a different slave address because the state of the A0 and A1 pins is different. This difference allows each switch to be written to or read from independently.

## DAISY-CHAINING MULTIPLE ADG714 DEVICES

A number of ADG714 switches can be daisy-chained simply by using the DOUT pin. Figure 28 shows a typical implementation. The SYNC pin of all three devices in the example are tied together. When $\overline{\text { SYNC }}$ is brought low, the input shift registers of all devices are enabled, data is written to the devices via DIN and clocked through the shift registers. When the transfer is
complete, $\overline{\text { SYNC }}$ is brought high, and all switches are updated simultaneously. Further shift registers may be added in a series.

## POWER SUPPLY SEQUENCING

When using CMOS devices, take care to ensure correct power supply sequencing. Incorrect power supply sequencing can result in the devices being subjected to stresses beyond the absolute maximum ratings listed in Table 6. Digital and analog inputs are always applied after power supplies and ground. In dual-supply applications, if digital or analog inputs are applied to the devices prior to the $V_{\text {DD }}$ and $V_{\text {ss }}$ supplies, the addition of a Schottky diode connected between Vss and GND ensures that the devices power on correctly. For single-supply operation, Vss is tied to GND as close to the devices as possible.


Figure 28. Multiple ADG714 Devices in a Daisy-Chained Configuration

## DECODING MULTIPLE ADG714 DEVICES USING THE ADG739

Use the dual 4-channel ADG739 multiplexer to multiplex a single chip select line to provide chip selects for up to four devices on the SPI bus. Figure 29 illustrates the ADG739 and multiple ADG714 devices in such a typical configuration. All devices receive the same serial clock and serial data, but only one device receives the $\overline{\text { SYNC }}$ signal at any one time. The ADG739 is also a serially controlled device. One bit programmable pin of the microcontroller is used to enable the ADG739 via $\overline{\text { SYNC2, while another bit programmable pin is used as the chip }}$ select for the other serial devices, $\overline{\text { SYNC1 }}$. Driving $\overline{\text { SYNC2 }}$ low enables changes to be made to the addressed serial devices. By bringing $\overline{\text { SYNC1 }}$ low, the selected serial device hanging from the SPI bus is enabled, and data is clocked into the shift register on the falling edges of SCLK. The design of the matrix switch allows for different combinations of the four serial devices to be addressed at any one time. If more devices must be addressed via one chip select line, the ADG738, an 8-channel device, allows further expansion of the chip select scheme. Note that there is digital feedthrough from the digital input lines because SCLK and DIN are permanently connected to each device. Using a burst clock minimizes the effects of this digital feedthrough on the analog channels.


Figure 29. Addressing Multiple ADG714 Devices Using an ADG739

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AD
Figure 30. 24-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-24)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8.
10-19-2017-B
Figure 31. 24-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-24-10)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG714BRUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| ADG714BRUZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| ADG714BRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| ADG714BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Lead Frame Chip Scale Package [LFCSP] | CP-24-10 |
| ADG715BRUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| ADG715BRUZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| ADG715BRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |

${ }^{1} Z=$ RoHS Compliant Part.
$1^{2} \mathrm{C}$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
www.analog.com

