

ACS521MS

7

8

9

10

14

13 ⊐≻

11

12 H

⊐≿

-2/-

⊐≿

- B5

___ A5

🗖 A4

77

ッア

ント

באב

B2 🗖

А3 г

B3 🗖

GND 🗖

Radiation Hardened 8-Bit Magnitude Comparator

Pinouts Features • Devices QML Qualified in Accordance with MIL-PRF-38535 **20 PIN CERAMIC DUAL-IN-LINE** MIL-STD-1835 DESIGNATOR CDIP2-T20, · Detailed Electrical and Screening Requirements are Contained in LEAD FINISH C SMD# 5962-96709 and Intersil' QM Plan TOP VIEW 1.25 Micron Radiation Hardened SOS CMOS 20 VCC GB 1 A0 2 19 YB Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day 18 B7 B0 3 (Typ) 17 A7 A1 4 B1 5 16 B6 15 A6 A2 6 14 B5 B2 7 13 A5 A3 8 • Latch-Up Free Under Any Conditions 12 B4 B3 9 GND 10 11 A4 • Military Temperature Range-55°C to +125°C • Significant Power Reduction Compared to ALSTTL Logic DC Operating Voltage Range 4.5V to 5.5V **20 PIN CERAMIC FLATPACK** MIL-STD-1835 DESIGNATOR CDFP4-F20, Input Logic Levels LEAD FINISH C - VIL = 30% of VCC Max TOP VIEW - VIH = 70% of VCC Min GBr 1 20 Input Current ≤ 1µA at VOL, VOH η ΥΒ A0 r 2 19 • Fast Propagation Delay 15ns (Max), 10ns (Typ) B7 ב В0 г ->> 3 18 -72 A1 🗖 ->> 4 17 ¬ A7 ⊐Շ Description B1 r 5 16 **п В6** 77 ンと A2 r 6 15 ¬ А6 77 72

The Intersil ACS521MS is a Radiation Hardened 8 bit magnitude comparator device. It provides a low output YB when Word A equals word B and input GB is low. All other input states cause a high output.

The ACS521MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The ACS521MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).


Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9670901VRC	-55°C to +125°C	MIL-PRF-38535 Class V	20 Lead SBDIP
5962F9670901VXC	-55°C to +125°C	MIL-PRF-38535 Class V	20 Lead Ceramic Flatpack
ACS521D/Sample	25°C	Sample	20 Lead SBDIP
ACS521K/Sample	25°C	Sample	20 Lead Ceramic Flatpack
ACS521HMSR	25°C	Die	Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999

January 1996

Functional Diagram



TRUTH TABLE

	OUTPUT		
GB	Α	В	YB
0	A =	L	
0	A ,	Н	
1	Х	Х	Н

NOTE: L = Low, H = High, X = Don't Care

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Die Characteristics

DIE DIMENSIONS:

102mils x 102mils 2,600mm x 2,600mm

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

 $<2.0 \text{ x} 10^5 \text{ A/cm}^2$

BOND PAD SIZE:

> 4.3mils x 4.3mils

> 110µm x 110µm

Metallization Mask Layout

