

FEATURES:

- 12-bit high speed A/D converter
- RAD-PAK® radiation-hardened against natural space radiation
- Total dose hardness:
 - > 100 krad (Si), depending upon space mission
- Excellent Single Event Effect
 - SEL > 120 Mev/mg/cm²
 - SEU_{TH} > 5.8 Mev/mg/cm²
 - SEU_{sat} = -1E-4 cm²/Device
- Package:
 - 24 pin RAD-PAK® flat package
 - 24 pin RAD-PAK® DIP
- Fast conversion times:
 - 7672-05: 5 μs
- Low 110 mW typical power consumption
 - Corrects all single-bit errors
 - Detects all double and some triple-bit errors
- High-speed BiCMOS technology
 - Choice of +5V and +10V input ranges
 - Operates with +5V and -12V power supplies
 - Fast 125 ns bus-access time

(Si) total dose tolerance, depending upon space mission. The 7672 uses an accurate high-speed DAC and comparator to achieve conversion time as low as 5 μs while dissipating only 110 mW of power. The 7672 is designed to be used with an external reference voltage. This allows the user to choose a reference whose performance suits the application or to drive multiple 7672s from a single system reference, since the reference input is buffered and draws very little current. For digital signal processing applications where absolute accuracy and temperature coefficients may be unimportant, a low cost reference can be used. For optimal precision, a high accuracy reference where an absolute 12-bit accuracy can be obtained over a wide temperature range may be used. Analog input range is pin-selectable for 0 to +5V, 0 to +10V, or ±5V, making the ADC ideal for data acquisition and analog input/output cards. A high-speed digital interface (125 ns data access time) with three state data outputs is compatible with most microprocessors.

Maxwell Technologies' patented RAD-PAK® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

DESCRIPTION:

Maxwell Technologies' 7672 high-speed 12-bit analog-to-digital converter microcircuit features a greater than 100 krad (Si) total dose tolerance. Rev 13

All data sheets are subject to change without notice 1

TABLE 1. 7672 PINOUT DESCRIPTION

PIN	SYMBOL	DESCRIPTION
1	AIN1	Analog Input
2	V _{REF}	Voltage-Reference Input
3	AGND	Analog Ground
4-11	D11-D4	Three-State Data Outputs
12	DGND	Digital Ground
13-16	D3-D0	Three-State Data Outputs
17	CLKIN	Clock Input
18	CLKOUT	Clock Output
19	$\overline{\text{RD}}$	READ Input
20	$\overline{\text{CS}}$	CHIP SELECT
21	$\overline{\text{BUSY}}$	BUSY
22	V _{SS}	Negative Supply, -12V
23	V _{DD}	Positive Supply, +5V
24	AIN2	Analog Input

TABLE 2. 7672 ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Positive Supply Voltage to DGND	V _{DD}	-0.3	7.0	V
Negative Supply Voltage to DGND	V _{SS}	-17	+0.3c	V
AGND to DGND	--	-0.3	V _{DD} +0.3	V
AIN1, AIN2 to AGND	--	-15	+15	V
Digital Input Voltage to DGND	V _{IN}	-0.3	V _{DD} +0.3	V
Digital Output Voltage to DGND	V _{OUT}	-0.3	V _{DD} +0.3	V
V _{REF} to AGND	--	V _{SS} -0.3	V _{DD} +0.3	V
Power Dissipation to +75°C	P _D	--	1000	mW
Power Dissipation above 75°C (Derate)	--	--	10	mW/°C
Thermal Impedance	Θ _{JC}	--	3.24	°C/W
Storage Temperature Range	T _{STG}	-65	+150	°C
Operating Temperature Range	T _A	-55	+125	°C

TABLE 3. 7672 RECOMMENDED OPERATING CONDITIONS

PARAMETER	SUBGROUPS	SYMBOL	MIN	MAX	UNITS
Positive Supply Voltage	1	V_{DD}	4.75	5.25	V
Negative Supply Voltage	1	V_{SS}	-13.2	-10.8	V
V_{REF} Input Range	1	V_{REF}	-5.05	-4.95	V
Power Dissipation $V_{DD} = 5V, V_{SS} = -12V$	1	P_D	--	179	mW

TABLE 4. 7672 DC ELECTRICAL CHARACTERISTICS

($V_{DD} = 5V \pm 5\%$, $V_{SS} = -12V \pm 10\%$, $V_{REF} = -5V$, $T_A = -55$ TO $125^\circ C$ UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	TEST CONDITION	SUBGROUPS	MIN	MAX	UNITS
Input Low Voltage	V_{IL}		1, 2, 3	--	0.8	V
Input High Voltage	V_{IH}		1, 2, 3	2.4	--	V
Output Low Voltage	V_{OL}	$I_{SINK} = 1.6$ mA	1, 2, 3	--	0.4	V
Output High Voltage	V_{OH}	$I_{SOURCE} = -200$ μ A	1, 2, 3	4.0	--	V
Input Leakage Current	I_{IN}	(CS,RD) $V_{IN} = V_{DD}$ or GND (CLKIN) $V_{IN} = V_{DD}$ or GND	1, 2, 3	--	± 10 ± 20	μ A
Output Leakage Current	I_{LKG}	(D0-D11) $V_{OUT} = V_{DD}$ or GND	1, 2, 3	--	± 10	μ A
Input Capacitance ¹	C_{IN}			--	10	pF
Floating State Output Capacitance ²	C_{OUT}			--	15	pF
Power Supply Current	I_{DD} I_{SS}		1, 2, 3	--	7 -12	mA
Power Supply Rejection, V_{DD}	PSRR (V_{DD})	$V_{DD} = 4.75$ to 5.25 volts $V_{SS} = -12V$	1, 2, 3	--	± 1	LSB
Power Supply Rejection, V_{SS}	PSRR (V_{SS})	$V_{SS} = -10.8$ to -13.2 volts $V_{DD} = 5V$	1, 2, 3	--	± 1	LSB
Analog Input Current (AIN1 or AIN2)	I_{AIN}	Unipolar Range: 0 to 5 V, 10V Bipolar Range: $\pm 5V$	1, 2, 3	--	± 3.5 ± 1.75	mA
V_{REF} Input Range ¹	V_{REF}		1, 2, 3	-5.05	-4.95	V
V_{REF} Input Current	I_{REF}		1, 2, 3	--	± 3	μ A
Resolution	RES	$T_A = -55$ to $+125^\circ C$	1, 2, 3	12	--	bits
Integral Nonlinearity	INL	$T_A = +25^\circ C$	1	--	± 1	LSB
		$T_A = -55$ to $+125^\circ C$	2, 3	--	± 1	
Differential Nonlinearity	DNL	12 bits, no missing codes $T_A = -55$ to $+125^\circ C$	1, 2, 3	--	± 0.9	LSB
Unipolar Offset Error	UOE	$T_A = +25^\circ C$	1	--	± 5	LSB
		$T_A = -55$ to $+125^\circ C$	2, 3	--	± 6	
Unipolar Gain Error	UGE	$T_A = +25^\circ C$	1	--	± 5	LSB
		$T_A = -55$ to $+125^\circ C$	2, 3	--	± 7	

TABLE 4. 7672 DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, V_{SS} = -12V \pm 10\%, V_{REF} = -5V, T_A = -55 \text{ TO } 125 \text{ } ^\circ\text{C}$ UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	TEST CONDITION	SUBGROUPS	MIN	MAX	UNITS
Bipolar Zero Error	BZE	$T_A = +25^\circ\text{C}$	1	--	± 5	LSB
		$T_A = -55 \text{ to } +125^\circ\text{C}$	2, 3	--	± 6	
Bipolar Gain Error	BGE	$T_A = +25^\circ\text{C}$	1	--	± 5	LSB
		$T_A = -55 \text{ to } +125^\circ\text{C}$	2, 3	--	± 7	

1. Guaranteed by design.

TABLE 5. 7672 TIMING CHARACTERISTICS 1,2

 $(V_{DD} = 5V \pm 5\%, V_{SS} = -12V \pm 10\%, V_{REF} = -5V, T_A = -55 \text{ TO } 125 \text{ } ^\circ\text{C}$ UNLESS OTHERWISE SPECIFIED)

PARAMETER	TEST CONDITION	SUBGROUPS	SYMBOL	MIN	MAX	UNITS
Conversion Time, Synchronous Clk, ³	12.5 clks, $T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	9, 10, 11	tCONV	--	5.0	us
Conversion Time, Asynchronous Clk,	12-13 clks, $T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	9, 10, 11	tCONV	4.8	5.2	us
CS to RD Setup Time	$T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	9, 10, 11	t1	0	--	ns
RD to BUSY Delay	$CL = 50 \text{ pF}, T_A = +25 \text{ } ^\circ\text{C}$	9	t2	--	190	ns
	$CL = 50 \text{ pF}, T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	10, 11		--	270	
Data Access Time ⁴	$CL = 100 \text{ pF}, T_A = +25 \text{ } ^\circ\text{C}$	9	t3	--	125	ns
	$CL = 100 \text{ pF}, T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	10, 11		--	170	
RD Pulse Width	$T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	9, 10, 11	t4	t3	--	ns
CS to RD Hold Time	$T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	9, 10, 11	t5	0	--	ns
Data Setup Time After BUSY4	$CL = 100 \text{ pF}, T_A = +25 \text{ } ^\circ\text{C}$	9	t6	--	70	ns
	$CL = 100 \text{ pF}, T_A = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	10, 11	--	--	100	
Bus Relinquish Time ⁵	$(T_A = +25 \text{ } ^\circ\text{C})$	9	t7	--	75	ns
	$(-55 < T_A < +125 \text{ } ^\circ\text{C})$	10, 11		--	90	
Delay Between Read Operations	$(-55 < T_A < +125 \text{ } ^\circ\text{C})$	9, 10, 11	t8	200	--	ns

- 1LSB = FS/4096; $T_A = 25 \text{ } ^\circ\text{C}$; Performance over power supply tolerance is guaranteed by power supply rejection test.
2. All inputs are 0V to +5V swing with $t_r = t_f = 5\text{ns}$ (10 to 90% of +5V) and timed from a voltage level of +1.6V.
3. Functionally tested.
4. t3 and t6 are measured with the load circuits of Figure 1 and are defined as the time required for an output to cross +0.8 or +2.4.
5. t7 is defined as the time required for the data lines to change 0.5V when loaded with the circuit of Figure 2.

FIGURE 1. LOAD CIRCUITS FOR ACCESS TIME




FIGURE 2. LOAD CIRCUIT FOR BUS RELINQUISH TIME




FIGURE 3.






FIGURE 4. ANALOG INPUT RANGE CONFIGURATIONS




(CONFIGURATIONS ARE 24-PIN DIP)

FIGURE 5. UNIPOLAR OPERATING USING A REFERENCE



NOTE 1: 0V TO +5V RANGE - CONNECT AIN2 TO AIN1
 0V TO +10V RANGE - CONNECT AIN2 TO AGND

(CONFIGURATION IS 24-PIN DIP)




24 PIN RAD-PAK® DUAL IN LINE PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	--	0.167	0.200
b	0.014	0.018	0.026
b2	0.045	0.050	0.065
c	0.008	0.010	0.018
D	--	1.200	1.280
E	0.510	0.594	0.620
eA	0.600 BSC		
eA/2	0.300 BSC		
e	0.100 BSC		
L	0.135	0.145	0.155
Q	0.015	0.030	0.045
S1	0.005	0.025	--
S2	0.005	--	--
N	24		

D24-02

Note: All dimensions in inches



24 PIN RAD-PAK® FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.153	0.170	0.183
b	0.015	0.017	0.022
c	0.004	0.005	0.009
D	--	0.596	0.640
E	0.350	0.400	0.420
E1	--	--	0.450
E2	0.180	0.236	--
E3	0.030	0.082	--
e	0.050 BSC		
L	0.315	0.325	0.335
Q	0.026	0.050	0.056
S1	0.005	0.015	--
N	24		

F24-01

Note: All dimensions in inches

Important Notice:

These data sheets are created using the chip manufacturer's published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

Product Ordering Options

