FAIRCHILD

SEMICONDUCTOR®

74VHCT373A
Octal D-Type Latch with 3-STATE Outputs

General Description

The VHCT373A is an advanced high speed CMOS octal D-type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ($\overline{OE}$). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. When the $\overline{OE}$ input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-State.

Features

- High speed: t_{PD} = 7.7 ns (typ) at T_A = 25°C
- High Noise Immunity: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power Down Protection is provided on all inputs and outputs
- Low Power Dissipation:
  I_{CC} = 4 μA (max) @ T_A = 25°C
- Pin and Function Compatible with 74HCT373

Ordering Code:

Order Number	Package Number	Package Description
74VHCT373AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHCT373ASJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT373AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT373AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code
Pb-Free package per JEDEC J-STD-020B.

Logic Symbol

IEEE/IEC

Connection Diagram

DS500027   www.fairchildsemi.com

Pin Descriptions

Pin Names	Description
D_0–D_7	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	Output Enable Input
O_0–O_7	3-STATE Outputs

Truth Table

| Inputs			Outputs
LE	$\overline{OE}$	D_n	O_n
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance
X = Immaterial
O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Functional Description

The VHCT373A contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ($\overline{OE}$) input. When $\overline{OE}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{OE}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)

Supply Voltage (V_{CC})	$-0.5V$ to $+7.0V$
DC Input Voltage (V_{IN})	$-0.5V$ to $+7.0V$
DC Output Voltage (V_{OUT})	
(Note 3)	$-0.5V$ to $V_{CC} + 0.5V$
(Note 4)	$-0.5V$ to $+7.0V$
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (I_{OK})	
(Note 5)	±20 mA
DC Output Current (I_{OUT})	±25 mA
DC V_{CC}/GND Current (I_{CC})	±75 mA
Storage Temperature (T_{STG})	$-65°C$ to $+150°C$
Lead Temperature (T_L)	
(Soldering, 10 seconds)	$260°C$

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC})	$4.5V$ to $+5.5V$
Input Voltage (V_{IN})	$0V$ to $+5.5V$
Output Voltage (V_{OUT})	
(Note 3)	$0V$ to V_{CC}
(Note 4)	$0V$ to $5.5V$
Operating Temperature (T_{OPR})	$-40°C$ to $+85°C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 5.0 \pm 0.5V$	0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. I_{OUT} absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = 0V$.

Note 5: $V_{OUT} < $ GND, $V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$ Min	$T_A = +25°C$ Typ	$T_A = +25°C$ Max	$T_A = -40°C$ to $+85°C$ Min	$T_A = -40°C$ to $+85°C$ Max	Units	Conditions	
V_{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0				
V_{IL}	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8			
V_{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$	$I_{OH} = -50$ μA
	Output Voltage	4.5	3.94			3.80		V	or V_{IL}	$I_{OH} = -8$ mA
V_{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50$ μA
	Output Voltage	4.5			0.36		0.44	V	or V_{IL}	$I_{OL} = 8$ mA
I_{OZ}	3-STATE Output OFF-State Current	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	
I_{IN}	Input Leakage Current	$0 - 5.5$			±0.1		±1.0	μA	$V_{IN} = 5.5V$ or GND	
I_{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	
I_{CCT}	Maximum I_{CC}/Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$ Other Inputs = V_{CC} or GND	
I_{OFF}	Output Leakage Current (Power Down State)	0.0			$+0.5$		$+0.5$	μA	$V_{OUT} = 5.5V$	

Noise Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$ Typ	$T_A = +25°C$ Limits	Units	Conditions
V_{OLP} (Note 7)	Quiet Output Maximum Dynamic V_{OL}	5.0	1.2	1.6	V	$C_L = 50$ pF
V_{OLV} (Note 7)	Quiet Output Minimum Dynamic V_{OL}	5.0	-1.2	-1.6	V	$C_L = 50$ pF
V_{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	$C_L = 50$ pF
V_{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	$C_L = 50$ pF

Note 7: Parameter guaranteed by design.

www.fairchildsemi.com

AC Electrical Characteristics

| Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$			$T_A = -40°C$ to $+85°C$		Units	Conditions	
			Min	Typ	Max	Min	Max			
t_{PLH}	Propagation Delay Time	5.0 ± 0.5		7.7	12.3	1.0	13.5	ns		C_L = 15 pF
t_{PHL}	(LE to O_n)			8.5	13.3	1.0	14.5			C_L = 50 pF
t_{PLH}	Propagation Delay Time	5.0 ± 0.5		5.1	8.5	1.0	9.5	ns		C_L = 15 pF
t_{PHL}	(D to O_n)			5.9	9.5	1.0	10.5			C_L = 50 pF
t_{PZL}	3-STATE Output Enable Time	5.0 ± 0.5		6.3	10.9	1.0	12.5	ns	R_L = 1 kΩ	C_L = 15 pF
t_{PZH}				7.1	11.9	1.0	13.5			C_L = 50 pF
t_{PLZ}	3-STATE Output Disable Time	5.0 ± 0.5		8.8	11.2	1.0	12.0	ns	R_L = 1 kΩ	C_L = 50 pF
t_{PHZ}										
t_{OSLH}	Output to Output Skew	5.0 ± 0.5			1.0		1.0		(Note 8)	
t_{OSHL}										
C_{IN}	Input Capacitance			4	10		10	pF	V_{CC} = Open	
C_{OUT}	Output Capacitance			6				pF	V_{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance			25				pF	(Note 9)	

Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH}$ max $- t_{PLH min}|$; $t_{OSHL} = |t_{PHL max} - t_{PHL min}|$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) $= C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per F/F).

AC Operating Requirements

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$			$T_A = -40°C$ to $+85°C$		Units
			Min	Typ	Max	Min	Max	
$t_W(H)$	Minimum Pulse Width (LE)	5.0 ± 0.5	6.5			8.5		ns
t_S	Minimum Set-Up Time	5.0 ± 0.5	1.5			1.5		ns
t_H	Minimum Hold Time	5.0 ± 0.5	3.5			3.5		ns

Physical Dimensions inches (millimeters) unless otherwise noted

0.496 − 0.512
(12.598 − 13.005)

20 19 18 17 16 15 14 13 12 11

0.394 − 0.419
(10.008 − 10.643)

LEAD NO. 1
IDENT

1 2 3 4 5 6 7 8 9 10

30° TYP

0.010 MAX
(0.254)

0.291 − 0.299
(7.391 − 7.595)

0.010 − 0.029
(0.254 − 0.737) × 45°

8° MAX TYP
ALL LEADS

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M20B (REV F)

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

12.6±0.10

-A-

0.40 TYP

20

11

7.8

5.3±0.10

-B-

3.9

PIN #1 IDENT.

1

10

⌒ 0.2 C B A
ALL LEAD TIPS

LAND PATTERN RECOMMENDATION

20 19

12 11

5.01 TYP

9.27 TYP

(2.13 TYP)

1 2

9 10

1.27 TYP

0.6 TYP

ALL LEAD TIPS

⌒ 0.1 C

2.1 MAX.

1.8±0.1

-C-

0.15±0.05

1.27 TYP

0.35-0.51

⊕ 0.12 Ⓜ C A

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.15-0.25

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1

7° TYP

GAGE PLANE

0°-8° TYP

0.25

0.60±0.15

1.25

SEATING PLANE

DETAIL A

Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

6.5±0.1
-A-
-0.20
20   11
-C-
6.4   4.4±0.1 -B-
3.2

1   10
⌂ 0.2 C B A
ALL LEAD TIPS

PIN #1 IDENT.

4.16   7.72
1.78
0.42
0.65

LAND PATTERN RECOMMENDATION

⌂ 0.1 C
ALL LEAD TIPS

0.90 +0.15 −0.10

1.2 max

-C-

0.1±0.05

0.65

0.19−0.30
⊕ 0.10 Ⓜ A BⓈ CⓈ

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.09−0.20

12.00°

R0.09min   GAGE PLANE

0 − 8°

0.25

0.6±0.1   SEATING PLANE

1.00   R0.09min

DETAIL A

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.