

May 2007

74VHC393 Dual 4-Bit Binary Counter

Features

- High Speed: f_{MAX} = 170MHz (Typ.) at T_A = 25°C
- Low power dissipation: $I_{CC} = 4\mu A$ (Max.) at $T_A = 25$ °C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC393

General Description

The VHC393 is an advanced high speed CMOS 4-bit Binary Counter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. It contains two independent counter circuits in one package, so that counting or frequency division of 8 binary bits can be achieved with one IC. This device changes state on the negative going transition of the $\overline{\text{CLOCK}}$ pulse. The counter can be reset to "0" (Q0–Q3 = "L") by a HIGH at the CLEAR input regardless of other inputs.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information


Order Number	Package Number	Package Description
74VHC393M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC393SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC393MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC393MTCX_NL ⁽¹⁾	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.


Note:

1. Device available in Tape and Reel only.

Connection Diagram



Logic Symbol/s



Pin Descriptions


Pin Names	Description
CLR1, CLR2	Clear Inputs
$\overline{CP}_1, \overline{CP}_2$	Clock Pulse Inputs
QA, QB, QC, QD	Outputs

Truth Table


Input	Outputs					
CP	CLR	QA	QB	QC	QD	
Х	Н	L	L	L	L	
Ł	L	Count Up				
<u>_</u>	L	No Change				

X: Don't Care

System Diagram



Timing Chart



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
V _{IN}	DC Input Voltage	-0.5V to +7.0V
V _{OUT}	DC Output Voltage	–0.5V to V _{CC} + 0.5V
I _{IK}	Input Diode Current	–20mA
I _{OK}	Output Diode Current ⁽⁴⁾	±20mA
I _{OUT}	DC Output Current	±25mA
I _{CC}	DC V _{CC} /GND Current	±75mA
T _{STG}	Storage Temperature	−65°C to +150°C
T _L	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions⁽²⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0V to +5.5V
V _{IN}	Input Voltage	0V to +5.5V
V _{OUT}	Output Voltage	0V to V _{CC}
T _{OPR}	Operating Temperature	-40°C to +85°C
t _r , t _f	Input Rise and Fall Time	
	$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20ns/V

Note:

2. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

			Conditions				T	T _A = 25°C		T _A = -40°C to +85°C		
Symbol	Parameter	V _{CC} (V)			Min.	Тур.	Max.	Min.	Max.	Units		
V _{IH}	HIGH Level Input	2.0			1.50			1.50		V		
	Voltage	3.0 – 5.5			0.7 x V _{CC}			0.7 x V _{CC}		1		
V _{IL}	LOW Level Input	2.0					0.50		0.50	V		
	Voltage	3.0 – 5.5					0.3 x V _{CC}		0.3 x V _{CC}			
V _{OH}	HIGH Level Output	2.0	$V_{IN} = V_{IH}$	$I_{OH} = -50\mu A$	1.9	2.0		1.9		V		
	Voltage	3.0	or V _{IL}		2.9	3.0		2.9				
		4.5			4.4	4.5		4.4		•		
		3.0		$I_{OH} = -4mA$	2.58			2.48		V		
		4.5		$I_{OH} = -8mA$	3.94			3.80				
V _{OL}	LOW Level Output	2.0	$V_{IN} = V_{IH}$	$I_{OL} = 50\mu A$		0.0	0.1		0.1	V		
	Voltage	3.0	or V _{IL}			0.0	0.1		0.1	1		
		4.5				0.0	0.1		0.1			
		3.0		I _{OL} = 4mA			0.36		0.44	V		
		4.5		I _{OL} = 8mA			0.36		0.44	1		
I _{IN}	Input Leakage Current	0 – 5.5	V _{IN} = 5.5V or GND				±0.1		±1.0	μА		
I _{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	$V_{IN} = V_{CC}$ or GND			4.0		40.0	μА		

AC Electrical Characteristics

				T _A = 25°C		$T_A = -40^{\circ}C$ to +85°C			
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3	$C_L = 15pF$		8.6	13.2	1.0	15.5	ns
	Time (CP-QA)		$C_L = 50pF$		11.1	16.7	1.0	19.0	
		5.0 ± 0.5	$C_L = 15pF$		5.8	8.5	1.0	10.0	
			$C_L = 50pF$		7.3	10.5	1.0	12.0	1
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3	$C_L = 15pF$		10.2	15.8	1.0	18.5	ns
	Time (CP-QB)		$C_L = 50pF$		12.7	19.3	1.0	22.0	1
		5.0 ± 0.5	$C_L = 15pF$		6.8	9.8	1.0	11.5	1
			$C_L = 50pF$		8.3	11.8	1.0	13.5	1
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3	$C_L = 15pF$		11.7	18.0	1.0	21.0	ns
	Time (CP -QC)		$C_L = 50pF$		14.2	21.5	1.0	24.5	7
		5.0 ± 0.5	$C_L = 15pF$		7.7	11.2	1.0	13.0	7
			$C_L = 50pF$		9.2	13.2	1.0	15.0	7
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3	$C_L = 15pF$		13.0	19.7	1.0	23.0	ns
	Time (CP-QD)		$C_L = 50pF$		15.5	23.2	1.0	26.5	1
		5.0 ± 0.5	$C_L = 15pF$		8.5	12.5	1.0	14.5	1
			$C_L = 50pF$		10.0	14.5	1.0	16.5	1
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3	$C_L = 15pF$		7.9	12.3	1.0	14.5	ns
	Time (CLR-Q _n)		$C_L = 50pF$		10.4	15.8	1.0	18.0	1
		5.0 ± 0.5	$C_L = 15pF$		5.4	8.1	1.0	9.5	1
			$C_L = 50pF$		6.9	10.1	1.0	11.5	1
f _{MAX}	Maximum Clock	3.3 ± 0.3	$C_L = 15pF$	75	120		65		MHz
			$C_L = 50pF$	45	65		35		1
		5.0 ± 0.5	$C_L = 15pF$	125	170		105		7
			$C_L = 50pF$	85	115		75		
C _{IN}	Input Capacitance		V _{CC} = Open		4	10		10	pF
C _{PD}	Power Dissipation Capacitance		(3)		23				pF

Note:


AC Operating Requirements


			$T_A = 25^{\circ}C$		$T_A = -40$ °C to +85°C	
Symbol	Parameter	$V_{CC}(V)$	Тур.	p. Guaranteed Minimum		Units
$t_W(L), t_W(H)$	Minimum Pulse Width (CP)	3.3 ± 0.3		5.0	5.0	ns
		5.0 ± 0.5		5.0	5.0	
t _W (H)	Minimum Pulse Width (CLR)	3.3 ± 0.3		5.0	5.0	ns
		5.0 ± 0.5		5.0	5.0	
t _{REM}	Minimum Removal Time	3.3 ± 0.3		5.0	5.0	ns
		5.0 ± 0.5		4.0	4.0	


^{3.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load Average operating current can be obtained by the equation: $I_{CC}(Opr.) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2$ (per Counter)

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.








NOTES: UNLESS OTHERWISE SPECIFIED


- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C, DATED MAY 1990.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.

Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATION






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.

 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.





M14DREVC

Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D


Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.






LAND PATTERN RECOMMENDATION







NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD

Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACFx® HiSeC™ Power-SPM™ TinyBuck™ Across the board. Around the world.™ PowerTrench® TinvLogic® i-Lo™ ActiveArray[™] ImpliedDisconnect™ Programmable Active Droop™ TINYOPTO™ Bottomless™ IntelliMAX™ **QFET** TinyPower™ Build it Now™ QSTM TinyWire™ ISOPLANAR™ QT Optoelectronics™ CoolFET™ MICROCOUPLER™ TruTranslation™ CorePLUS™ Quiet Series™ นSerDes™ MicroPak™ UHC® RapidConfigure™ $CROSSVOLT^{m}$ MICROWIRE™ CTL™ RapidConnect™ UniFET™ Motion-SPM™ Current Transfer Logic™ MSX™ ScalarPump™ **VCX**TM DOME™ MSXPro™ SMART START™ Wire™ E²CMOSTM SPM[®] OCX^{TM} $\mathsf{EcoSPARK}^{^{\circledR}}$ STEALTH™ OCXPro™

EnSigna™ OPTOLOGIC® SuperFET™ FACT Quiet Series™ OPTOPLANAR® SuperSOT™-3 FACT® FAST® $PACMAN^{TM}$ SuperSOT™-6 PDP-SPM™ SuperSOT™-8 FASTr™ РОР™ SyncFET™ FPS™ Power220® TCM^TM

FRFET® Power247® The Power Franchise®

GlobalOptoisolator™ PowerEdge™

GTO™ PowerSaver™ TinyBoost™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I27