April 1988 Revised August 1999

74F299 Octal Universal Shift/Storage Register

FAIRCHILD

SEMICONDUCTOR

74F299 Octal Universal Shift/Storage Register with Common Parallel I/O Pins

General Description


The 74F299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs, Q_0 - Q_7 , are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

Features


- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- 3-STATE outputs for bus-oriented applications
- Guaranteed 4000V minimum ESD protection

Ordering Code:

Order Number	Package Number	Package Description
74F299SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F299SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F299PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide



Connection Diagram



© 1999 Fairchild Semiconductor Corporation DS009515

74F299

Unit Loading/Fan Out

Description

Asynchronous Master Reset Input (Active LOW)

3-STATE Output Enable Inputs (Active LOW)

Clock Pulse Input (Active Rising Edge)

Serial Data Input for Right Shift

Serial Data Input for Left Shift

Mode Select Inputs

Parallel Data Inputs or

Pin Names

CP

 DS_0

DS₇

MR

S₀, S₁

 $\overline{OE}_1, \overline{OE}_2$

I/O₀-I/O₇

3-STATE Parallel Outputs Q₀, Q₇ Serial Outputs

Functional Description

The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\rm MR}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{\text{OE}}_1$ or $\overline{\text{OE}}_2$ disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE outputs are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

Mode Select Table

Inputs				Response
MR	MR S ₁ S ₀ CP			
L	Х	Х	Х	Asynchronous Reset; $Q_0 - Q_7 = LOW$
н	Н	Н	~	Parallel Load; $I/O_n \rightarrow Q_n$
н	L	Н	~	Shift Right; $DS_0 \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc. Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
н	Н	L	~	Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
н	L	L	Х	Hold

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

r = LOW-to-HIGH Clock Transition

Logic Diagram

U.L.

HIGH/LOW

1.0/1.0

1.0/1.0

1.0/1.0

1.0/2.0


1.0/1.0

1.0/1.0

3.5/1.083

150/40(33.3)

50/33.3



Input IIH/IL

Output I_{OH}/I_{OL}

20 µA/-0.6 mA

20 µA/-0.6 mA

20 µA/-0.6 mA

20 µA/-1.2 mA

20 µA/-0.6 mA

20 µA/-0.6 mA

70 μA/-0.65 mA

–3 mA/24 mA (20 mA)

-1 mA/20 mA

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
ESD Last Passing Voltage (Min)	4000V
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V_{CC}
3-STATE Output	
Current Applied to Output	-0.5V to +5.5V
in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F299

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$		
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	$I_{OH} = -1 \text{ mA} (Q_0, Q_7, I/O_n)$		
	Voltage	10% V _{CC}	2.4					$I_{OH} = -3 \text{ mA} (I/O_n)$		
		$5\% V_{CC}$	2.7					$I_{OH} = -1 \text{ mA} (Q_0, Q_7, I/O_n)$		
		$5\% V_{CC}$	2.7					$I_{OH} = -3 \text{ mA} (I/O_n)$		
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA (Q ₀ , Q ₇)		
	Voltage	$10\% V_{CC}$			0.5			$I_{OL} = 24 \text{ mA} (I/O_n)$		
IIH	Input HIGH				5.0			$V_{IN} = 2.7V (CP, DS_0, DS_7, S_0, S_1,$		
	Current				5.0	μA	Max	$\overline{\text{MR}}, \overline{\text{OE}}_1, \overline{\text{OE}}_2)$		
I _{BVI}	Input HIGH Current							V _{IN} = 7.0V (CP, DS ₀ , DS ₇ , S ₀ , S ₁ ,		
	Breakdown Test				7.0	μA	Max	$\overline{MR}, \overline{OE}_1, \overline{OE}_2)$		
I _{BVIT}	Input HIGH Current				0.5					
	Breakdown Test (I/O)				0.5	mA	Max	$V_{IN} = 5.5V (I/O_n)$		
I _{CEX}	Output HIGH				50					
	Leakage Current				50	μA	Max	$V_{OUT} = V_{CC}$		
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA		
	Test		4.75			v	0.0	All Other Pins Grounded		
I _{OD}	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$		
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$ (CP, DS ₀ , DS ₇ , \overline{MR} , \overline{OE}_1 , \overline{OE}_2)		
					-1.2			$V_{\rm IN} = 0.5V (S_0, S_1)$		
I _{IH} +	Output Leakage				70					
I _{OZH}	Current				70	μA	Max	$V_{I/O} = 2.7V (I/O_n)$		
I _{IL} +	Output Leakage				050					
I _{OZL}	Current				-650	μA	Max	$V_{I/O} = 0.5V (I/O_n)$		
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V		
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	V _{OUT} = 5.25V		
I _{CCH}	Power Supply Current			68	95	mA	Max	V _O = HIGH		
I _{CCL}	Power Supply Current			68	95	mA	Max	V _O = LOW		
I _{CCZ}	Power Supply Current			68	95	mA	Max	V _O = HIGH Z		

Symbol		$T_A = +25^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C$	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		T _A = 0 to +70°C	
					V _{CC} = 5.0V C _L = 50 pF		V _{CC} = 5.0V C _L = 50 pF		Units
	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	1
f _{MAX}	Maximum Input Frequency	70	100		85		70		MHz
t _{PLH}	Propagation Delay	4.0	7.0	8.0	4.0	9.0	4.0	8.5	
t _{PHL}	CP to Q ₀ or Q ₇	4.5	6.5	8.0	4.5	9.5	4.5	8.5	
t _{PLH}	Propagation Delay	3.5	7.0	9.0	3.5	10.0	3.5	10.0	ns
t _{PHL}	CP to I/O _n	4.0	8.5	9.0	4.0	11.0	4.0	10.0	
t _{PHL}	Propagation Delay		7.5	0.5		40.5		40.5	
	MR to Q ₀ or Q ₇	5.5	7.5	9.5	5.5	12.5	5.5	10.5	
t _{PHL}	Propagation Delay		44.0	10.0		40.0		40.5	ns
	MR to I/On	5.5	11.0	10.0	5.5	12.0	5.5	10.5	
t _{PZH}	Output Enable Time	3.5	6.0	8.0	3.0	9.5	3.5	9.0	
t _{PZL}	OE to I/On	4.0	7.0	10.0	4.0	13.0	4.0	11.0	
t _{PHZ}	Output Disable Time	2.0	4.5	6.0	1.5	7.0	2.0	7.0	ns
t _{PLZ}	OE to I/On	1.0	4.0	5.5	1.0	6.5	1.0	6.5	
t _{PZH}	Output Enable Time	3.5		9.0	3.0	10.5	3.5	10.0	
t _{PZL}	S _n to I/O _n	4.0		10.0	4.0	13.0	4.0	11.0	ns
t _{PHZ}	Output Disable Time	2.5		6.0	1.5	7.0	2.5	7.0	
t _{PLZ}	S _n to I/O _n	1.5		5.5	1.0	6.5	1.5	6.5	ns

AC Operating Requirements

Symbol		T _A = -	$T_A = -55^{\circ}C$	C to +125°C	T _A = 0 to +70°C V _{CC} = 5.0V		Units		
	Parameter	V _{cc} =	= 5.0V	$V_{CC} = 5.0V$					
		Min	Max	Min	Max	Min	Max	1	
t _S (H)	Setup Time, HIGH or LOW	8.5		10.0		8.5			
t _S (L)	S ₀ or S ₁ to CP	8.5		7.5		8.5		ns	
t _H (H)	Hold Time, HIGH or LOW	0		0		0		ns	
t _H (L)	S ₀ or S ₁ to CP	0		0		0			
t _S (H)	Setup Time, HIGH or LOW	5.0		5.0		5.0			
t _S (L)	I/O _n , DS ₀ or DS ₇ to CP	5.0		5.0		5.0		-	
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns	
t _H (L)	I/O _n , DS ₀ or DS ₇ to CP	2.0		2.0		2.0			
t _W (H)	CP Pulse Width	5.0		5.0		5.0		ns	
t _W (L)	HIGH or LOW	5.0		5.0		5.0			
t _W (L)	MR Pulse Width, LOW	5.0		6.0		5.0		ns	
t _{REC}	Recovery Time, MR to CP	7.0		12.0		7.0		ns	

