74ACT533 Octal Transparent Latch with 3-STATE Outputs

# 74ACT533 Octal Transparent Latch with 3-STATE Outputs

# **General Description**

FAIRCHILD

SEMICONDUCTOR

The ACT533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.


## Features

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Eight latches in a single package
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Inverted version of the ACT373
- TTL-compatible inputs


## **Ordering Code:**

Order Number	Package Number	Package Description
74ACT533SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT533MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT533PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code



## **Connection Diagram**



# **Pin Descriptions**

Pin Names	B Description			
D <sub>0</sub> -D <sub>7</sub>	Data Inputs			
LE	Latch Enable Input			
OE	Output Enable Input			
$\overline{O}_0 - \overline{O}_7$	3-STATE Latch Outputs			

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### © 2005 Fairchild Semiconductor Corporation DS500311

www.fairchildsemi.com

## **Functional Description**

The ACT533 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $\mathsf{D}_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is <u>LOW</u>, the standard outputs are in the 2-state mode. When  $\overline{\text{OE}}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

# **Truth Table**

	Outputs						
LE	OE	D <sub>n</sub>	Ōn				
х	н	х	Z				
н	L	L	н				
н	L	н	L				
L	L	х	$\overline{O}_0$				
H = HIGH Voltage Level							

L = LOW Voltage LevelZ = High ImpedanceX = Immaterial

 $\overline{O}_0 = Previous \overline{O}_0$  before HIGH-to-LOW transition of Latch Enable

#### Logic Diagram D<sub>1</sub> $D_3$ D, D<sub>6</sub> D۲ $D_2$ Dr Dō $\bar{o}_2$ ō<sub>6</sub> ō0 ō1 ō3 ō4 ō5 ō7

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# Absolute Maximum Ratings(Note 1)

	-
Supply Voltage (V <sub>CC</sub> )	- 0.5V to + 7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	– 20 mA
$V_I = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_O = -0.5V$	– 20 mA
$V_O = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	- 0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	± 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	– 65°C to + 150°C
DC Latchup Source	
or Sink Current	± 300 mA
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

# Recommended Operating Conditions

4.5V to 5.5V
0V to V <sub>CC</sub>
0V to $V_{CC}$
-40°C to +85°C
125 mV/ns

74ACT533

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>TM</sup> circuits outside databook specifications.

# **DC Electrical Characteristics**

Cumhal	Parameter	V <sub>cc</sub>	$T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$			Units	Conditions
Symbol		(V) 4.5	Тур	Guaranteed Limits		Units	Conditions
VIH	Minimum HIGH Level		1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	V	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
	Leakage Current						
I <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.25	10.5		$V_{I} = V_{IL}, V_{IH}$
	Leakage Current	5.5		±0.25	±2.5	μA	$V_{O} = V_{CC}, GND$
ICCT	Maximum	5.5	0.6		1.5	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1V
	I <sub>CC</sub> /Input						
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
IOHD	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	A	$V_{IN} = V_{CC}$
	Supply Current	5.5		4.0	40.0	μA	or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

# 74ACT533

# AC Electrical Characteristics

Symbol	Parameter	V <sub>cc</sub> (V)	T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF			$T_{A} = -40^{\circ}C \text{ to } + 85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	6.0	8.0	2.0	8.5	ns
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>							
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	7.0	9.0	2.5	9.5	ns
t <sub>PLH</sub>	LE to O <sub>n</sub>							
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns

Note 4: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.


# **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 5)	Тур	Guara	inteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	5.0	0	3.0	3.0	ns
	D <sub>n</sub> to LE					
t <sub>H</sub>	Hold Time, HIGH or LOW	5.0	0	1.5	1.5	ns
	D <sub>n</sub> to LE					
t <sub>W</sub>	LE Pulse Width, HIGH	5.0	2.0	4.0	4.0	ns

Note 5: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.


# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40	pF	V <sub>CC</sub> = 5.0V





www.fairchildsemi.com



www.fairchildsemi.com