FAIRCHILD

SEMICONDUCTOR ™

August 1999
Revised October 1999

74ACT16646
16-Bit Transceiver/Register with 3-STATE Outputs

General Description

The ACT16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- 16-bit version of the ACT646
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACT16646SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16646MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol

Connection Diagram

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Function Table

Inputs						Data I/O (Note 1)		Output Operation Mode
G_1	DIR_1	$CPAB_1$	$CPBA_1$	SAB_1	SBA_1	A_{0-7}	B_{0-7}	
H	X	H or L	H or L	X	X			Isolation
H	X	$\_\!/\!\rule{0pt}{0pt}$	X	X	X	Input	Input	Clock A_n Data into A Register
H	X	X	$\_\!/\!\rule{0pt}{0pt}$	X	X			Clock B_n Data Into B Register
L	H	X	X	L	X			A_n to B_n—Real Time (Transparent Mode)
L	H	$\_\!/\!\rule{0pt}{0pt}$	X	L	X	Input	Output	Clock A_n Data to A Register
L	H	H or L	X	H	X			A Register to B_n (Stored Mode)
L	H	$\_\!/\!\rule{0pt}{0pt}$	X	H	X			Clock A_n Data into A Register and Output to B_n
L	L	X	X	X	L			B_n to A_n—Real Time (Transparent Mode)
L	L	X	$\_\!/\!\rule{0pt}{0pt}$	X	L	Output	Input	Clock B_n Data into B Register
L	L	X	H or L	X	H			B Register to A_n (Stored Mode)
L	L	X	$\_\!/\!\rule{0pt}{0pt}$	X	H			Clock B_n into B Register and Output to A_n

H = HIGH Voltage Level   X = Immaterial   L = LOW Voltage Level $\_\!/\!\rule{0pt}{0pt}$ = LOW-to-HIGH Transition.

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.

**Real Time Transfer
A-Bus to B-Bus**

**Storage from
Bus to Register**

**Real Time Transfer
B-Bus to A-Bus**

**Transfer from
Register to Bus**

Logic Diagram

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = −0.5V$	−20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I_{OK})	
$V_O = −0.5V$	−20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	−0.5V to $V_{CC} + 0.5V$
DC Output Source/Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current	
per Output Pin	±50 mA
Storage Temperature	−65°C to +150°C

Recommended Operating Conditions

Supply Voltage (V_{CC})	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	−40°C to +85°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$		$T_A = −40°C$ to+85°C	Units	Conditions
			Typ	Guaranteed Limits	Guaranteed Limits		
V_{IH}	Minimum HIGH Input Voltage	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} − 0.1V$
		5.5	1.5	2.0	2.0		
V_{IL}	Maximum LOW Input Voltage	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} − 0.1V$
		5.5	1.5	0.8	0.8		
V_{OH}	Minimum HIGH Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = −50 \mu A$
		5.5	5.49	5.4	5.4		
		4.5		3.86	3.76	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = −24 mA$ $I_{OH} = −24 mA$ (Note 3)
		5.5		4.86	4.76		
V_{OL}	Maximum LOW Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
		4.5		0.36	0.44	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 24 mA$ $I_{OL} = 24 mA$ (Note 3)
		5.5		0.36	0.44		
I_{OZT}	Maximum I/O Leakage Current	5.5		±0.5	±5.0	μA	$V_{IN} = V_{IL}, V_{IH}$ $V_O = V_{CC}$, GND
I_{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}$, GND
I_{CCT}	Maximum I_{CC}/Input	5.5	0.6		1.5	mA	$V_I = V_{CC} − 2.1V$
I_{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$ or GND
I_{OLD}	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V$ Max
I_{OHD}	Output Current (Note 4)				−75	mA	$V_{OHD} = 3.85V$ Min

Note 3: All outputs loaded; thresholds associated with output under test.

Note 4: Maximum test duration 2.0 ms; one output loaded at a time.

AC Electrical Characteristics

Symbol	Parameter	V$_{CC}$ (V) (Note 5)	T$_A$ = +25°C C$_L$ = 50 pF Min	T$_A$ = +25°C C$_L$ = 50 pF Typ	T$_A$ = +25°C C$_L$ = 50 pF Max	T$_A$ = −40°C to +85°C C$_L$ = 50 pF Min	T$_A$ = −40°C to +85°C C$_L$ = 50 pF Max	Units
t$_{PHL}$	Propagation Delay	5.0	4.6	6.9	9.4	3.6	10.1	ns
t$_{PLH}$	Clock to Bus		4.3	6.5	8.9	3.3	9.7	
t$_{PHL}$	Propagation Delay	5.0	4.0	6.2	8.5	2.9	9.2	ns
t$_{PLH}$	Bus to Bus		4.1	6.4	8.6	3.2	9.3	
t$_{PHL}$	Propagation Delay	5.0	4.0	6.4	8.9	3.1	9.6	ns
t$_{PLH}$	Select to Bus (w/An or Bn HIGH or LOW)		4.2	6.7	9.5	3.2	10.4	
t$_{PZL}$	Enable Time	5.0	5.3	7.8	10.5	3.8	11.4	ns
t$_{PZH}$	G to An/Bn		4.6	6.9	9.4	3.3	10.2	
t$_{PLZ}$	Disable Time	5.0	3.0	5.5	8.1	2.3	8.6	ns
t$_{PHZ}$	G to An/Bn		3.4	5.7	8.3	2.6	8.6	
t$_{PZL}$	Enable Time	5.0	5.1	8.2	11.8	4.3	12.7	ns
t$_{PZH}$	DIR to An/Bn		4.6	7.5	10.8	3.7	11.7	
t$_{PLZ}$	Disable Time	5.0	2.9	5.8	9.2	2.0	9.8	ns
t$_{PHZ}$	DIR to An/Bn		3.4	6.1	9.2	2.5	9.7	

Note 5: Voltage Range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements

Symbol	Parameter	V$_{CC}$ (V) (Note 6)	T$_A$ = +25°C C$_L$ = 50 pF Guaranteed Minimum	T$_A$ = −40°C to +85°C C$_L$ = 50 pF Guaranteed Minimum	Units
t$_S$	Setup Time, H or L Bus to Clock	5.0	3.0	3.0	ns
t$_H$	Hold Time, H or L Bus to Clock	5.0	1.5	1.5	ns
t$_W$	Clock Pulse Width H or L	5.0	4.0	4.0	ns

Note 6: Voltage Range 5.0 is 5.0V ± 0.5V.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C$_{IN}$	Input Capacitance	4.5	pF	V$_{CC}$ = 5.0V
C$_{PD}$	Power Dissipation Capacitance	95	pF	V$_{CC}$ = 5.0V

Physical Dimensions inches (millimeters) unless otherwise noted

0.720 – 0.730
[18.30 – 18.54]
– A –

56   29

LEAD #1
IDENT

0.398 – 0.417
[10.10 – 10.60]

⊕ 0.010[0.25] C B Ⓢ A Ⓢ

0.291 – 0.299
[7.40 – 7.59]
– B –

1   28

0.020 ±0.003 TYP
[0.51 ±0.08]

0.025 TYP
[0.635]

0.008 – 0.012 TYP
[0.21 – 0.30]

⊕ 0.0031[0.08] Ⓜ C A Ⓢ B Ⓢ

0.005 – 0.009
[0.13 – 0.22]

GAUGE PLANE
0.010
[0.25]

0.020 – 0.040
[0.51 – 1.01]

DETAIL E TYP

0.096 – 0.108
[2.44 – 2.74]

SEATING PLANE

45° x 0.015 – 0.025
[0.39 – 0.63]

SEE DETAIL E

0.025 TYP
[0.635]

0.010 MIN TYP
[0.25]

– D –
– C –

0° – 8° TYP

△ 0.004[0.10]

MS56A (REV E)

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
Package Number MS56A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD56

LIFE SUPPORT POLICY

www.fairchildsemi.com