## FEATURES

- 74ABT573A is flow-through pinout version of 74ABT373
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- 3-State output buffers
- Common output enable
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power-up 3-State
- Power-up reset


## DESCRIPTION

The 74ABT573A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT573A device is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates. The 74ABT573A is functionally identical to the 74ABT373 but has a flow-through pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while $E$ is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable ( $\overline{\mathrm{OE} \text { ) controls all eight 3-State buffers }}$ independent of the latch operation.
When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $\mathbf{T}_{\mathrm{amb}}=\mathbf{2 5}{ }^{\circ} \mathbf{C} ; \mathbf{G N D}=\mathbf{0 V}$ | TYPICAL | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| tPLH <br> $t_{P H L}$ | Propagation delay <br> Dn to Qn | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.8 |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | ns |  |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.3 |  |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | pF |  |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :--- | :---: | :---: | :---: | :---: |
| 20-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT573A} \mathrm{~N}$ | 74ABT573A N | SOT146-1 |
| 20-Pin plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT573A} \mathrm{D}$ | $74 \mathrm{ABT573A} \mathrm{D}$ | SOT163-1 |
| 20-Pin Plastic SSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT573A} \mathrm{DB}$ | 74ABT573A DB | SOT339-1 |
| 20-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74ABT573A PW | 74ABT573APW DH | SOT360-1 |

## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN <br> NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | $\overline{\mathrm{OE}}$ | Output enable input (active-Low) |
| $2,3,4,5$, <br> $6,7,8,9$ | D0-D7 | Data inputs |
| $19,18,17$, <br> $16,15,14$, <br> 13,12 | Q0-Q7 | Data outputs |
| 11 | E | Enable input (active-High) |
| 10 | GND | Ground (OV) |
| 20 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

LOGIC SYMBOL (IEEE/IEC)


## LOGIC SYMBOL



FUNCTION TABLE

| INPUTS |  |  | INTERNAL REGISTER | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | E | Dn |  | Q0-Q7 |  |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | H H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Enable and read register |
| L | $\downarrow$ | I | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Latch and read register |
| L | L | X | NC | NC | Hold |
| $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | L | $\begin{gathered} \mathrm{X} \\ \mathrm{Dn} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{NC} \\ & \mathrm{Dn} \\ & \hline \end{aligned}$ | $\bar{Z}$ | Disable outputs |

$\mathrm{H}=$ High voltage level
$h=$ High voltage level one set-up time prior to the High-to-Low E transition
$\mathrm{L}=$ Low voltage level
I = Low voltage level one set-up time prior to the High-to-Low E transition
NC= No change
$X=$ Don't care
Z = High impedance "off" state
$\downarrow=$ High-to-Low E transition
LOGIC DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage $^{3}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $V_{1}$ | Input voltage | 0 | $\mathrm{V}_{C C}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | V |
| IOH | High-level output current |  | -32 | mA |
| loL | Low-level output current |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  | -0.9 | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 | 2.9 |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 | 3.4 |  | 3.0 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $V_{\text {RSt }}$ | Power-up output low voltage ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{O}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.13 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IOFF | Power-off leakage current | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}$ or $\mathrm{V}_{1} \leq 4.5 \mathrm{~V}$ |  | $\pm 5.0$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| Ipu/lpd | Power-up/down 3-State output current ${ }^{4}$ | $\begin{array}{\|l} \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{OE}}=\text { Don't Care; } \\ \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ \hline \end{array}$ |  | $\pm 5.0$ | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| lozh | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| lozl | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| $I_{\text {CEX }}$ | Output High leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| Io | Output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -40 |  | -180 | -40 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High, $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 100 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| ICCz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}$ |  | 100 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\Delta_{\text {cc }}$ | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
4. This parameter is valid for any $V_{C C}$ between $O \mathrm{~V}$ and 2.1 V with a transition time of up to 10 msec . For $\mathrm{V}_{C C}=2.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, a transition time of up to $100 \mu \mathrm{sec}$ is permitted.

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to } \\ +85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay Dn to Qn | 2 | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 3.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.3 \end{aligned}$ | ns |
| tpLH <br> tphL | Propagation delay E to Qn | 1 | $\begin{aligned} & 1.2 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.7 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output enable time to High and Low level | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.7 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output disable time from High and Low level | $\begin{aligned} & 4 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.2 \\ & \hline \end{aligned}$ | $\begin{array}{r} 2.8 \\ 2.2 \\ \hline \end{array}$ | $\begin{aligned} & 4.1 \\ & 3.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.8 \\ & \hline \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |
|  |  |  | Min | Typ | Min |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup time, High or Low Dn to E | 3 | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.3 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{h}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low Dn to E | 3 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & -0.1 \\ & -0.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | E pulse width High | 1 | 2.0 | 0.7 | 2.0 | ns |

## AC WAVEFORMS

$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ to 3.0 V

Sn
Waveform 1. Propagation Delay, Enable to Output, and Enable Pulse Width


Waveform 2. Propagation Delay for Data to Outputs


Waveform 3. Data Setup and Hold Times

## TEST CIRCUIT AND WAVEFORM

## DEFINITIONS

$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $t_{W}$ | $t_{R}$ | $t_{F}$ |
|  | 3.0 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns | pulse generators.

