

April 2000

73K222BL

#### **DESCRIPTION**


The 73K222BL is a highly integrated single-chip modem IC which provides the functions needed to construct a CCITT V.22, V.21, Bell 212A and Bell 103, compatible modem, capable of 1200 bit/s fullduplex operation over dial-up lines. The 73K222BL is an enhancement of the 73K222AL single-chip modem which adds the hybrid hook switch control, and driver to the 73K222AL. In Bell 212A mode, the 73K222BL provides the normal Bell 212A and Bell 103 functions and employs a 2225 Hz answer tone. The 73K222BL in V.22 mode produces either 550 or 1800 Hz guard tone, recognizes and generates a 2100 Hz answer tone, and allows 600 bit/s V.22 or 0-300 bit/s V.21 operation. The device integrates digital, and switched-capacitor array functions on a single substrate, offering excellent performance and a high level of functional integration in a 32-Lead PLCC and 44-Lead TQFP package. It operates from a single +5 V supply.

The 73K222BL includes the DPSK and FSK modulator/demodulator functions, call progress and handshake tone monitor and a tone generator capable of tones required for European applications. This device supports V.22 (except mode v) and V. 21 modes of operation, allowing both synchronous and asynchronous communication. Test features such as analog loop, digital loop, and remote digital loopback are supported. Internal pattern generators are also included for self-testing. (continued)

#### **FEATURES**

- Includes features of 73K222AL single-chip modem
- One-chip CCITT V.22, V.21, Bell 212A and Bell 103 standard compatible modem data pump
- Full-duplex operation at 0-300 bit/s (FSK) or 600 and 1200 bit/s (DPSK)
- On chip 2-wire/4-wire hybrid driver and offhook relay buffer driver
- Serial or parallel microcontroller control interface
- Interfaces directly with standard microcontroller (8048, 80C51 typical)
- · Serial port for data transfer
- Both synchronous and asynchronous modes of operation including V.22 extended overspeed
- Call progress, carrier, precise answer tone (2100 or 2225 Hz), and long loop detectors
- DTMF, and 550 or 1800 Hz guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns
- Precise automatic gain control allows 45 dB dynamic range
- CMOS technology for low power consumption using 60 mW @ 5 V
- Single +5 V supply

#### **BLOCK DIAGRAM**



### **DESCRIPTION** (continued)

The 73K222BL is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only.

The 73K222BL is ideal for use in either free standing or integral system modem products where full-duplex 1200 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system.

The 73K222BL is part of TDK Semiconductor's K-Series family of single-chip modem products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change.

#### **FUNCTIONAL DESCRIPTION**

#### **HYBRID AND RELAY DRIVER**

To make designs more cost effective and space efficient, the 73K222BL includes the 2-wire to 4-wire hybrid with sufficient drive to interface directly to the telecom coupling transformers. In addition, an off hook relay driver with 40 mA drive capability is also included to allow use of commonly available mechanical telecom relays.

#### **ASYNCHRONOUS MODE**

Data transmission for the DPSK mode requires that data ultimately be transmitted in a synchronous fashion. The 73K222BL includes ASYNC/SYNC and SYNC/ASYNC converters which delete or insert stop bits in order to transmit data within a  $\pm 0.01\%$  rate. In asynchronous mode the serial data comes from the TXD pin into the ASYNC/SYNC converter. The ASYNC/SYNC converter accepts the data provided on the TXD pin which normally must be 1200 or 600 bit/s  $\pm 1.0\%$ ,  $\pm 1.0\%$ ,  $\pm 1.0\%$ ,  $\pm 1.0\%$ ,  $\pm 1.0\%$  is required synchronous data rate accuracy).

The serial data stream from the ASYNC/SYNC converter is passed through the data scrambler and onto the analog modulator. The data scrambler can be bypassed under processor control when unscrambled data must be transmitted. The ASYNC/SYNC converter and the data scrambler are bypassed in all FSK modes. If serial input data contains a break signal through one character (including start and stop bits) the break will be extended to at least 2 • N + 3 bits long (where N is the number of transmitted bits/character).

Serial data from the demodulator is passed first through the data descrambler and then through the SYNC/ASYNC converter. The SYNC/ASYNC converter will re-insert any deleted stop bits and transmit output data at an intra-character rate (bit-to-bit timing) of no greater than 1219 bit/s. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended overspeed mode which allows selection of an overspeed range of either +1% or +2.3%. In the extended overspeed mode, stop bits are output at 7/8 the normal width.

#### SYNCHRONOUS MODE

The CCITT V.22 standard defines synchronous operation at 600 and 1200 bit/s. The Bell 212A standard defines synchronous operation only at 1200 bit/s. Operation is similar to that of the asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived signal in internal mode and is connected internally to the RXCLK pin in slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The ASYNCH/SYNCH converter is bypassed when synchronous mode is selected and data is transmitted out at the same rate as it is input.

#### DPSK MODULATOR/DEMODULATOR

The 73K222BL modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A or V.22 standards. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire telephone line. Transmission occurs using either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal

eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). The device uses a phase locked loop coherent demodulation technique for optimum receiver performance.

#### **FSK MODULATOR/DEMODULATOR**

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. In Bell 103, the standard frequencies of 1270 and 1070 Hz (originate, mark and space) or 2225 and 2025 Hz (answer, mark and space) are used. V.21 mode uses 980 and 1180 Hz (originate, mark and space), or 1650 and 1850Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are bypassed in the Bell 103 or V.21 modes.

#### **PASSBAND FILTERS AND EQUALIZERS**

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering approximates a 75% square root of raised Cosine frequency response characteristic.

#### AGC

The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total receiver dynamic range of > 45 dB.

(continued)

### FUNCTIONAL DESCRIPTION (continued)

#### **PARALLEL BUS INTERFACE**

Four 8-bit registers are provided for control, option select and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The detect register is read only and cannot be modified except by modem response to monitored parameters.

#### SPECIAL DETECT CIRCUITRY

The special detect circuitry monitors the received analog signal to determine status or presence of carrier, call-progress tones, answer tone and weak received signal (long loop condition). An unscrambled mark request signal is also detected when the received data out of the DPSK demodulator before the descrambler has been high for  $165.5~\text{ms} \pm 6.5~\text{ms}$  minimum. The appropriate detect register bit is set when one of these conditions changes and an interrupt is generated for all purposes except long loop. The interrupts are disabled (masked) when the enable interrupt bit is set to 0.

#### **DTMF GENERATOR**

The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Tone generation is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.

# **PIN DESCRIPTION**

### **POWER**

NAME	PIN	TYPE	DESCRIPTION
GND	1	I	System Ground
VDD	16	I	Power supply input, 5 V $\pm 10\%$ . Bypass with 0.1 and 22 $\mu F$ capacitors to GND.
VREF	31	0	An internally generated reference voltage. Bypass with 0.1 $\mu\text{F}$ capacitor to ground.
ISET	28	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 $M\Omega$ resistor. ISET should be bypassed to GND with a 0.1 $\mu\text{F}$ capacitor.

### PARALLEL CONTROL INTERFACE

ALE	13	I	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on CS.
AD0-AD7	5-12	I/O Tristate	Address/data bus. These bi-directional tri-state multiplexed lines carry information to and from the internal registers.
<u>cs</u>	23	I	Chip select. A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if $\overline{\text{CS}}$ (latched) is not active. The state of $\overline{\text{CS}}$ is latched on the falling edge of ALE.
CLK	2	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 times the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset.
ĪNT	20	0	Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.
RD	15	I	Read. A low requests a read of the 73K222BL internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	30	I/with Pulldown	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull-down resistor permits power-on-reset using a capacitor to VDD.

## PARALLEL CONTROL INTERFACE (continued)

NAME	PIN	TYPE	DESCRIPTION
WR	14	I	Write. A low on this pin informs the 73K222BL that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of $\overline{\text{WR}}$ . No data is written unless both $\overline{\text{WR}}$ and the latched $\overline{\text{CS}}$ are low.

### **SERIAL CONTROL INTERFACE**

NAME	PIN	TYPE	DESCRIPTION
AD0-AD2	5-7	I	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.
DATA (AD7)	12	I/O	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the $\overline{\text{RD}}$ pin. $\overline{\text{RD}}$ low outputs data. $\overline{\text{RD}}$ high inputs data.
RD	15	I	Read. A low on this input informs the 73K222BL that data or status information is being read by the processor. The falling edge of the $\overline{\text{RD}}$ signal will initiate a read from the addressed register. The $\overline{\text{RD}}$ signal must continue fort eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the $\overline{\text{RD}}$ signal is active.
WR	14	I	Write. A low on this input informs the 73K222BL that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse $\overline{\text{WR}}$ low. Data is written on the rising edge of $\overline{\text{WR}}$ .

NOTE: The serial control mode is provided by tying ALE high and  $\overline{\text{CS}}$  low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become the address only.

### **DTE USER**

NAME	PIN	TYPE	DESCRIPTION
EXCLK	22	I	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data applied to on the TXD pin. Also used for serial control interface.
RXCLK	26	0	Receive Clock. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch the valid output data. RXCLK will be valid as long as a carrier is present.
RXD	25	O/ Weak Pull-up	Received Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	21	0	Transmit Clock. This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In internal mode the clock is generated internally. In external mode TXCLK is phase locked to the EXCLK pin. In slave mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD	24	I	Transmit Data Input. Serial data for transmission is applied on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be 1200/600 bit/s +1%, -2.5% or +2.3%, -2.5% in extended over speed mode.

### **ANALOG INTERFACE AND OSCILLATOR**


NAME	PIN	TYPE	DESCRIPTION
RXA	32	I	Received modulated analog signal input from the telephone line interface.
TXA1 TXA2	18 17	0	Transmit analog output to the telephone line interface.
XTL1 XTL2	3 4	I I	These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel mode crystal. Load capacitors should be connected from XTL1 and XTL2 to ground. XTL2 can also be driven from an external clock.
ОH	27	0	Off-hook relay driver. This signal is an open drain output capable of sinking 40 mA and is used for controlling a relay. The output is the complement of the OH register bit in the ID Register.

#### REGISTER DESCRIPTIONS

Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing AD0, AD1 and AD2 lines. The address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the 73K222BL internal state.

DR is the Detect Register which provides an indication of monitored modem status conditions. TR, the Tone Control Register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:

#### **REGISTER BIT SUMMARY**



NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software

# **CONTROL REGISTER 0**

CR0	D7	D6		D5		D	4	D3	D2	D1	D0					
000	MODUL.	0	TRA	ANSMI	Г	TRAN	SMIT	TRANSMIT								
	OPTION		M	MODE 3 MODE 2			)E 2	MODE 1 MODE 0 ENABLE ORIGINATE								
BIT NO	).	NAME		C	ONE	OITIO	N	DESCRIPTIO	N							
D0		Answer Originat				0		Selects answin low band).	er mode (tra	insmit in high	band, receive					
						1		Selects origina high band).	ate mode (tra	insmit in low ba	and, receive in					
D1		Transmi				0		Disables trans	mit output at	TXA.						
		Enable				1			ole must be s	TXA. et to 1 to allow s well as data c						
D5, D4	, D3, D2	Transmi	it	D5	D4	D3	D2			All functions d	isabled except					
		Mode		0	0	0	0	digital interfac	e.							
			0	0	0	1	internally deri appearing at	ived 1200 F TXD must be eive data is	e. In this mode Iz signal. Seri e valid on the clocked out of	al input data rising edge of						
				0	0	1	0	internal synch	ronous, but T , and a 1200	de. Operation TXCLK is conne O Hz ± 0.01%	cted internally					
				0	0	1	1		modes. TXCI	. Same opera LK is connecte e.						
				0	1	0	0	Selects PSK (1 start bit, 6 c		us mode - 8 op bit).	bits/character					
				0	1	0	1	1 Selects PSK asynchronous mode - 9 bits/charact (1 start bit, 7 data bits, 1 stop bit).								
				0	1	1	O Selects PSK asynchronous mode - 10 bits/charaction (1 start bit, 8 data bits, 1 stop bit).									
				0	1	1	1			us mode - 11 ty and 1 or 2 st						
				1	1	0	0	Selects FSK o	peration.							
D6	T		_			0		Not used; mus	st be written a	as a "0."						

## CONTROL REGISTER 0 (continued)

CR0	D7	,	D6		D5		D4	D3	D2	D1	D0	
000	MODI	UL.	0	TRA	NSMIT	TRA	ANSMIT	TRANSMIT	TRANSMIT	TRANSMIT	ANSWER/	
000	OPTI	ON		MC	DDE 3	M	ODE 2	MODE 1	MODE 0	ENABLE	ORIGINATE	
BIT	NO.		NAME		COI	NDIT	ION	DESCRIPTIO	N			
					D7	D5	D4	Selects:				
D.	7	ı	Modulatior	1	0	0	Χ	DPSK mode a	t 1200 bit/s.			
			Option		1	0	Х	DPSK mode at 600 bit/s.				
					0	1	1	FSK Bell 103	mode.			
		1		1	1	FSK CCITT V.21 mode.						
								X = Don't care	;			

### **CONTROL REGISTER 1**

	D	7	D6	D5	)		D4	D3	D2	D1	D0	
CR1 001		ISMIT FERN	TRANSMIT PATTERN	ENABLE DETECT			PASS RAMB	CLK CONTROL	RESET	TEST MODE	TEST MODE 0	
	•	1	0	INTE	R.		1					
ВІТ	BIT NO. NAME				OITIO	N	DESCR	IPTION				
D1,	D1, D0 Test Mode				D0		Selects	normal operat	ing mode			
				0	0							
					signal back to use the same			log loopback mode. Loops the transmitted analog al back to the receiver, and causes the receiver to the same center frequency as the transmitter. To elch the TXA pin, transmit enable must be forced				
				1 0			looped	remote digita back to transi o a mark. Data	mit data inte	ernally, and		
				1 1				local digital l RXD and co				
D	2		Reset		0		Selects	normal operat	ion.			
		1 Resets modem control register bit zero. The output of crystal frequency. The						register bits he output of	(CR0, CR1, the CLK pir	TONE) are will be se	reset to	
D3	3		Control	0			Selects 11.0592 MHz crystal echo output at CLK pin.				_K pin.	
		(Cloc	k Control)		1		Selects 16 times the data rate, output at CLK pin in DPSK modes only.					

### **CONTROL REGISTER 1** (continued)

	D	7	D6	D5		D4	D3	D2	D1	D0		
CR1	TRAN	ISMIT	TRANSMIT	ENABLE	B)	/PASS	CLK		TEST	TEST		
001	PAT	ΓERN	PATTERN	DETECT	SC	RAMB.	CONTROL	RESET	MODE	MODE		
		1	0	INTER.					1	0		
BIT	BIT NO. NAME			CONDITIO	N	DESCR	IPTION					
D4			ypass ambler	0			normal oper scrambler.	ation. DPS	K data is	passed		
D5		Enab	le Detect	1		Selects Scrambler Bypass. Bypass DPSK data is routed around scrambler in the transmit path.						
				0		Disables interrupt at INT pin.						
				1		with a c tone an when t masked	i INT output hange in statu d call progres he TX enable when TX DTN pled if the device	s of DR bits s detect into e bit is set MF is activato	D1-D4. The errupts are t. Carrier d ed. All interr	answer masked etect is upts will		
D7, E	06		ansmit	D7 D	6		normal data tr	ansmission	as controlle	d by the		
		Р	attern	0 0	)	state of	the TXD pin.					
	0 1			Selects modem	an alternating testing.	g mark/spac	e transmit p	oattern for				
				1 0		Selects a constant mark transmit pattern.						
				1 1		Selects a constant space transmit pattern.						

### **DETECT REGISTER**

	D7		D6		D5	D4		D3	D2	D1	D0	
DR 010	Х		Х		CEIVE DATA	UNSCR. MARK		CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP	
BIT	NO.		NAME		CON	DITION DE		DESCRIPTION				
D0		I	ong Loop		0		Indicates normal received signal.					
						1 Inc		licates low receiv	ed signal lev	el.		
D1		C	all Progress	8		0 1		No call progress tone detected.				
			Detect			1	pro	licates presence ogress detection 350 to 620 Hz o	circuitry is a	ctivated by e		

### **DETECT REGISTER** (continued)

DD	D7		D6		D5	D4		D3	D2	D1	D0		
DR 010	Х	X RE			CEIVE UNSCR		₹.	CARR.	ANSWER	CALL	LONG		
				D.	ATA	MARK		DETECT	TONE	PROG.	LOOP		
BIT	NO.		NAME		CON	DITION	DE	SCRIPTION					
D2		Α	nswer Tone	,		0	No	answer tone de	tected.				
			Detect			1	mo be CC	Indicates detection of 2225 Hz answer tone in Bell modes or 2100 Hz in CCITT modes. The device must be in originate mode for detection of answer tone. For CCITT answer tone detection, bit D0 of the Tone Register must be set to a 1.					
D3		Ca	arrier Detec	t L		0	No	carrier detected	I in the receive	e channel.			
					1			icates carrier h annel.	nas been det	tected in the	receive		
D4		U	nscrambled	ı		0	No unscrambled mark.						
		Mark Detect 1					Indicates detection of unscrambled marks in the received data. A valid indication requires that unscrambled marks be received for > 165.5 ± 6.5 ms.						
D5		R	eceiveData				dat	ntinuously outputations and the same and the	s that output	on the RXD բ			
D6, E	)7		Not Used		Und	efined	No	t used. Mask in	software.				

## **TONE REGISTER**

		D7	D6		D	5			D4	D3	D2	D1	D0
TR 011	01	RXD JTPUT ONTR.	TRANSMIT GUARD TONE			SMIT VER NE			ANSMIT DTMF	DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ ANSWER/ GUARD
BIT NO.		N.	AME	CC	ONDI	TION	1		DESCRIP	TION			
D0			MF 0/	D6	D5	D4	DC	)	D0 interac	ts with bits	D6, D5, an	d D4 as sho	wn.
			swer/ d Tone	Χ	Χ	X 1 X Transmit DTMF tones.							
		Oddi	u 10110	Χ	0	0	0		Detects 2225 Hz in originate mode.				
				Χ	1	0	0		Transmits	2225 Hz in	answer mo	ode (Bell).	
				Χ	0	0	1		Detects 21	100 Hz in o	riginate mo	de.	
				Χ	1	0	1		Transmits	2100 Hz in	answer mo	ode (CCITT)	
				1	0	0	0		Select 180	00 Hz guard	d tone.		
				1	0	0	1		Select 550	Hz guard	tone.		
D1			MF 1/		D4	D1		D1 interacts with D4 as shown.					
		Over	rspeed		0	0		Asynchronous DPSK +1.0% -2.5%.					
					0 1 Asynchronous DPSK +2.3% -2.5%				5%.				

### TONE REGISTER (continued)

	D7	D6		D:	5			D4	D3	D2	D1	D0
TR 011	RXD OUTPUT CONTR.	TRANSMIT GUARD TONE		RAN NSV TOI	۷EF		TI	RANSMIT DTMF	DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ ANSWER/ GUARD
BIT NO.	N	IAME	C	OND	ITIC	N		DESCRIP	TION			
D3, D2, D1, D0	DTMF	3, 2, 1, 0						Programs 1 of 16 DTMF tone pairs that will be transmitted when TX DTMF (TONE, Bit D4) and TENABLE bit (CR0, Bit D1) are set. Tone encoding is shown below:			1) and TX	
			DT	MF	COI	DE		KEYE	BOARD		TONES	
			D3	D2	D1	DO	)	EQUI	<b>VALENT</b>	L	OW	HIGH
		Ī	0	0	0	1			1	6	697	1209
			0	0	1	0			2		697	1336
			0	0	1	1			3		697	1477
			0	1	0	0			4		770	1209
			0	1	0	1			5		770	1336
			0	1	1	0			6		770	1477
			0	1	1	1			7		352	1209
			1	0	0	0			8		352	1336
			1	0	0	1			9		352 941	1477 1336
			1	0	1	0			*		94 i 941	1209
			1	0 1	1 0	1			#		941	1477
			1 1	1	0	1			<del>″</del> А		697	1633
			1	1	1	0			В		770	1633
			1	1	1	1			C		352	1633
			0	0	0	0			D	9	941	1633
D4	Transm	nit DTMF	-		)			Disable D	TMF.	ı		
					1			Activates DTMF. The selected DTMF tones are transmitted continuously when this bit is high and TX ENABLE (CR0, Bit 1) is set to one. TX DTMF overrides all other transmit functions.			gh and TX	
D5	Transm		D5	D	4	D0		D5 interacts with bits D4 and D0 as shown.				
	Answer	Tone	0	0		Χ		Disables answer tone generator.				
			1	0		0		Enables answer tone generator. A 2225 Hz answer tone will be transmitted continuously when the TRANSMIT ENABLE bit is set in CR0. The device must be in answer mode.			when the	
_			1	0		1		Likewise a	a 2100 Hz a	nswer tone	will be trans	smitted.

## TONE REGISTER (continued)

	D	7	D6	D5		D4	D3	D2	D1	D0		
TR 011	OUT	XD PUT NTR.	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE		NSMIT TMF	DTMF 3	DTMF 2	DTMF 1/ OVER- SPEED	DTMF 0/ ANSWER/ GUARD		
BIT NO.		N.A	ME	CONDITION	D	DESCRIPTION						
D6		Transmit Guard Tone					D	isables (	guard tone	generator.		
				1	Enables guard tone generator (See D0 for select guard tones).				election of			
D7		RXD Output Control		0		Enables RXD pin. Receive data will be output on RXD.						
			-	1					pin reverts ıll-up resisto			

### **ID REGISTER**

ID	D7	D6			D5		D4	D3	D2	D1	D0		
110	1	0			Χ		ОН	Х	Х	Х	Χ		
BIT NO.	NAN	ΊE	C	CONDITION		DESCRIPTION							
D7, D6 D5, D4	DEVIC	E ID	D7 0	D6 0	D5 E	)4 X	Indicates device type. 73K212AL, 73K321L or 73K322L						
03, 04			0	1		<u>^</u>		AL, 73K3211 AL or 73K30		L			
			1	0	X	Χ	73K222	AL, 73K222	BL				
						1	0	0	73K224	AL			
			1	1	1	0	73K324L						
			1	1	0	0	73K224	BL					
			1	1	1	0	73K324	BL					
D4	OH	ł		0		Relay driver open							
			1		Open drain driver pulling low.								
D5, D3-D1	Not U	sed		N	IA		Mask in firmware.						

### **ELECTRICAL SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING
VDD Supply Voltage	7V
Storage Temperature	-65 to 150° C
Reflow Soldering Temperature (10 sec.)/VPS (10 sec.)	235° C/215° C
Applied Voltage	-0.3 to VDD + 0.3 V

NOTE: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply Voltage		4.5	5	5.5	V
TA, Operating Free-Air		-40		+85	°C
Temperature					
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%
External Components (Refer to App	lication section for placement.)				
VREF Bypass Capacitor	External to GND	0.1			μF
Bias Setting Resistor	Placed between VDD and ISET pins	1.8	2	2.2	MΩ
ISET Bypass Capacitor	ISET pin to GND	0.1			μF
VDD Bypass Capacitor 1	External to GND	0.1			μF
VDD Bypass Capacitor 2	External to GND	22	Note 1		μF
XTL1 Load Capacitor	Depends on crystal characteristics from pin to GND			40	pF
XTL2 Load Capacitor	Depends on crystal characteristics from pin to GND			40	
Hybrid Loading	See Figure 1		600		Ω
R1			600		Ω
С	TXA Hybrid Loading		0.033		μF

NOTE: Minimum for optimized system layout; may require higher values for noisy environments.

### DC ELECTRICAL CHARACTERISTICS

(TA = -40 $^{\circ}$  C to 85 $^{\circ}$  C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, SUPPLY CURRENT	ISET Resistor = 2 M $\Omega$				
IDDA, Active	CLK = 11.0592 MHz		8	12	mA
IDD1, Power-down	CLK = 11.0592 MHz			4	mA
IDD2, Power-down	CLK = 19.200 kHz			3	mA
DIGITAL INPUTS					
VIH, Input High Voltage					
Reset, XTL1, XTL2		3.0		VDD	V
All other inputs		2.0		VDD	V
VIL, Input Low Voltage		0		8.0	V
IIH, Input High Current	VI = VIH Max			100	μΑ
IIL, Input Low Current	VI = VIL Min	-200			μΑ
Reset Pull-down Current	Reset = VDD	1		50	μΑ
Input Capacitance	All Digital Input Pins			10	pF
DIGITAL OUTPUTS					
VOH, Output High Voltage	IOH MIN = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO MAX = 1.6 mA			0.4	V
VOL, CLK Output	IO = 3.6 mA			0.6	V
RXD Tri-State Pull-up Current	RXD = GND	-1		-50	μA
CMAX, CLK Output	Maximum Capacitive Load			15	pF
OH Output VOL	IOUT = 40 mA		1.0		V
OH Output VOL	IOUT = 10 mA		0.5		V

### **ELECTRICAL SPECIFICATIONS** (continued)

#### **DYNAMIC CHARACTERISTICS AND TIMING**

 $(TA = -40^{\circ}C \text{ to } +85^{\circ}C, VDD = \text{recommended range unless otherwise noted.})$ 

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
DPSK MODULATOR	FIGURE 1				
Carrier Suppression	Measured between TXA1 and TXA2	55			dB
Output Amplitude	TX scrambled marks	-11.5	-10.0	-9	dBm0
FSK MODULATOR/DEMODULATOR	FIGURE 1				
Output Frequency Error	CLK = 11.0592 MHz	-0.35		+0.35	%
Transmit Level	Transmit Dotting Pattern	-11.5	-10.0	-9	dBm0
Harmonic Distortion in 700-2900 Hz band	THD in the alternate band DPSK or FSK		-60	-50	DB
Output Bias Distortion	Transmit Dotting Pattern in ALB  @ RXD		±8		%
Total Output Jitter	Random Input in ALB @ RXD	-15		+15	%
DTMF GENERATOR	FIGURE 1				
Frequency Accuracy		-0.25		+0.25	%
Output Amplitude	Low Tone , DPSK Mode	-10	-9	-8	dBm0
Output Amplitude	High Tone , DPSK Mode	-8	-7	-6	dBm0
Twist	High-Tone to Low-Tone, DPSK Mode	1.0	2.0	3.0	dB
Long Loop Detect	DPSK or FSK	-38		-28	dBm0
Dynamic Range	Refer to Performance Curves		45		dB
CALL PROGRESS DETECTOR					
Detect Level Range	2-Tones in 350 - 600 Hz band	-38		-3	dBm0
Reject Level	2-Tones in 350 - 600 Hz band	-43			dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	27		80	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	27		80	ms
Hysteresis		2			dB




FIGURE 1: Analog Interface Hybrid Loading

NOTE: Parameters expressed in dBm0 refer to signals at the telephone line, i.e., across R2 in Figure 1. All units in dBm0 are measured at the line input to the transformer. The interface circuit (Figure 1) inserts an 8 dB loss in the transmit path (TXA1 - TXA2 to line), and a 3 dB loss in the receive path (line to RXA).

## **DYNAMIC CHARACTERISTICS AND TIMING (continued)**

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
CARRIER DETECT	DPSK or FSK				
Threshold	Receive data	-48		-43	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	15		45	ms
Hysteresis	Single tone detected	2	3.0		dB
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		24	ms
ANSWER TONE DETECTOR					
Detect Level	Not in V.21 mode	-48		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	20		45	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		30	ms
Detect Frequency Range		-2.5		+2.5	%
OUTPUT SMOOTHING FILTER					
Output	TXA1 to TXA2, loaded as shown in Figure 1 (2% THD)	±2.5			\ \
Spurious Frequency Components	Frequency = 76.8 kHz			-39	dBm0
	Frequency = 153.6 kHz			-45	dBm0
Clock Noise	TXA pin; 76.8 kHz			1.0	mVrms
CARRIER VCO					
Capture Range	Originate or Answer	-10		+10	Hz
Capture Time	-10 Hz to +10 Hz Carrier Frequency Change Assumption		40	100	ms
RECOVERED CLOCK					
Capture Range	% of frequency center frequency (center at 1200 Hz)	-625		+625	ppm
Data Delay Time	Analog data in at RXA pin to receive data valid at RXD pin		30	50	ms

### **DYNAMIC CHARACTERISTICS AND TIMING (continued)**

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
GUARD TONE GENERATOR					
Tone Accuracy	550 Hz				
	1800 Hz	-20		+20	Hz
Tone Level	550 Hz	-4.0	-3.0	-2.0	dB
(Below DPSK Output)	1800 Hz	-7.0	-6.0	-5.0	dB
Harmonic Distortion	550 Hz			-50	dB
700 to 2900 Hz	1800 Hz			-60	dB
TIMING (Refer to Timing Diagrams)					
TAL	CS/Address setup before ALE Low	12			ns
TLA CS	CS hold after ALE low	0			ns
ADD	Address hold after ALE Low	10			ns
TLC	ALE Low to RD/WR Low	10			ns
TCL	RD/WR Control to ALE High	0			ns
TRD	Data out from RD Low	0		70	ns
TLL	ALE width	15			ns
TRDF	Data float after RD High			50	ns
TRW	RD width	50			ns
TWW	WR width	50			ns
TDW	Data setup before WR High	15			ns
TWD	Data hold after WR High	12			ns
TCKD	Data out after EXCLK Low			200	ns
TCKW (serial mode)	WR after EXCLK Low	150			ns
TDCK (serial mode)	Data setup before EXCLK Low	150			ns
TAC (serial mode)	Address setup before control*	50			ns
TCA (serial mode)	Address hold after control*	50			ns
TWH (serial mode)	Data Hold after EXCLK	20			

<sup>\*</sup> Control for setup is the falling edge of  $\overline{RD}$  or  $\overline{WR}$ . Control for hold is the falling edge of  $\overline{RD}$  or the rising edge of  $\overline{WR}$ .

NOTE: Asserting ALE,  $\overline{\text{CS}}$ , and  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

### **TIMING DIAGRAMS**




FIGURE 2: Bus Timing Diagram




FIGURE 3: Read Timing Diagram (Serial Version)




FIGURE 4: Write Timing Diagram (Serial Version)

20

#### APPLICATIONS INFORMATION

#### **GENERAL CONSIDERATIONS**

Figure 5 shows the basic circuit diagram for a 73K222BL modem integrated circuit designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes.

A typical DAA arrangement is shown in Figure 5. This diagram is for reference only and does not represent a production-ready modem design.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.

(continued)




FIGURE 5: Typical 73K222BL DAA Circuit

# APPLICATIONS INFORMATION (continued) DIRECT ACCESS ARRANGEMENT (DAA)

The DAA (Direct Access Arrangement) required for the 73K222BL consists of an impedance matching resistor, telecom coupling transformer, and ring detection and fault protection circuitry.

The transformer specifications must comply with the impedance of the country in which the modem is being operated. Transformers designed specifically for use with the telephone network should be used. These may present a DC load to the network themselves (a "wet" transformer) or they may require AC coupling with a DC load provided by additional devices (a "dry" transformer). A dry transformer will generally provide higher performance and smaller size than a wet transformer. A wet transformer allows a simpler design, but must not saturate with the worst case DC current passing through it or distortion and poor performance will result.

The protection circuitry typically consists of a transient suppression device and current limiter to protect the user and the telephone network from hazardous voltages that can be present under fault conditions. The transient suppressor may be a MOV (metal oxide varistor), Sidactor (Teccor Electronics Inc.), spark gap device, or avalanche diode. Some devices clamp the transient to their specified break down voltage and others go into low impedance crowbar state. The latter require that the fault current to cease before they can return to their inactive state.

Current limiting devices can consist of a resistor, Raychem PolySwitch resettable fuse, or slow blow fuse that can withstand the transient tests without permenant damage or replacement.

Ring detection circuitry is not required by the FCC, but may be required by the application. The ring detector usually consists of an optoisolator, capacitor, and resistor to present the proper AC load to the network to meet the REN (Ring Equivalency Number) regulations of FCC Part 68. The K-Series Design Manual contains detailed information on the design of a ring detect circuits as well as the other topics concerning the DAA.

#### **DESIGN CONSIDERATIONS**

TDK Semiconductor's 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.

Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

#### **CRYSTAL OSCILLATOR**

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal which operates at 11.0592~MHz. It is important that this frequency be maintained to within  $\pm 0.01\%$  accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

#### LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modem designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high performance analog device. A 22 µF electrolytic capacitor in parallel with a 0.1 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed.

To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem ICs should have both high frequency and low frequency bypassing as close to the package as possible.

# USING THE SERIAL MODE ON THE 73K2XXAL AND 73K222BL

A sensitivity to specific patterns being written to the control registers in the 73K212/221/222AL and 73K222BL modem data pumps has been seen on some parts when used in the serial control interface mode. An alternating pattern followed by its complement can cause the registers to not have the intended data correctly written to the registers. Specifically, if an alternating ..1010.. pattern is followed by its compliment, ..0101.., the register may instead be programmed with a ..0001.. pattern. After analysis, it has been found that any normal programming sequence should not include these steps with one exception, and that is in DTMF dialing. Since any random DTMF sequence could be dialed, there is the potential for these patterns to appear. For example, if a DTMF digit "5", 0101 bin is followed by a DTMF digit "0", 1010 bin, some parts will instead transmit a DTMF digit "8", 1000 bin, in its place. The solution to this problem is to always clear the DTMF bits, D3-D0, between dialed digits. This will not add additional time to dialing since there is ample time between digits when the DTMF bits can be cleared. Previously during the DTMF off time the next digit would be loaded into the TONE register. It is now recommended to first clear bits D3-D0, then the next digit to be dialed is loaded into the DTMF bits.

As mentioned earlier, under normal circumstances these patterns would not be programmed for other registers. If for some reason other registers are programmed in such a way that an alternating pattern is followed by its compliment, those bits should be cleared before the complimentary pattern is sent.

This method has been tested over the entire voltage and temperature operating ranges. It has been found to be a reliable procedure to ensure the correct patterns are always programmed.

# MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.


#### BER VS. S/N

This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of operating conditions. Typically, a DPSK modem will exhibit better BER performance test curves receiving in the low band than in the high band.

#### **BER VS. RECEIVE LEVEL**

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.


### **APPLICATIONS INFORMATION (continued)**




<sup>\* = &</sup>quot;EQ On" Indicates bit CR1 D4 is set for additional phase equalization.


### **MECHANICAL SPECIFICATIONS**

#### 32-Pin PLCC



#### 44-Lead TQFP







### PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.





32-Lead PLCC 73K222BL-IH

44-Lead TQFP 73K222BL-IGT

#### ORDERING INFORMATION

PA	RT DESCRIPTION	ORDER NUMBER	PACKAGING MARK		
73K222BL	32-Lead PLCC	73K222BL-IH	73K222BL-IH		
73K222BL	44-Lead TQFP	73K222BL-IGT	73K222BL-IGT		

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

TDK Semiconductor Corporation, 2642 Michelle Drive, Tustin, CA 92780-7019, (714) 508-8800, FAX: (714) 508-8877