## intersil

## Radiation Hardened BiCMOS Dual SPDT Analog Switch

## HS-303CEH

The HS-303CEH is an analog switch and a monolithic device that is fabricated using Intersil's dielectrically isolated Radiation Hardened Silicon Gate (RSG) process technology to insure latch-up free operation. It is pinout compatible and functionally equivalent to the HS-303RH. This switch offers low-resistance switching performance for analog voltages up to the supply rails. ON-resistance is low and stays reasonably constant over the full range of operating voltage and current. ON-resistance also stays reasonably constant when exposed to radiation. Break-before-make switching is controlled by 5 V digital inputs. The HS-303CEH can operate with rails of $\pm 15 \mathrm{~V}$.

## Specifications

The Detailed Electrical Specifications for the HS-303CEH is contained in SMD 5962-95813. A "hot-link" is provided from our website for downloading.

## Features

- QML, per MIL-PRF-38535
- No latch-up, dielectrically isolated device islands
- Pinout and functionally compatible with intersil HS-303RH series analog switches
- Analog signal range equal to the supply voltage range
- Low leakage 150nA (max, post-rad)
- Low ron . . . . . . . . . . . . . . . . . . . . . . . . . . $60 \Omega$ (max, post-rad)
- Low standby supply current . . . . . . . $\pm 150 \mu \mathrm{~A}$ (max, post-rad)
- Radiation assurance
- High dose rate (50 to 300rad(Si)/s) . . . . . . . . 100krad(Si)
- Low dose rate (0.01rad(Si)/s) . . . . . . . . . . . . . . 50krad(Si)*
- Single event effects
- For LET $=60 \mathrm{MeV}-\mathrm{mg} / \mathrm{cm}^{2}$ at $60^{\circ}$ incident angle, $<150 \mathrm{pC}$ charge transferred to the output of an off switch
* Product capability established by initial characterization. The EH version is acceptance tested on a wafer-by-wafer basis to $50 \mathrm{krad}(\mathrm{Si})$ at low dose rate.


FIGURE 1. LOGIC CIRCUIT
TABLE 1. TRUTH TABLE

| LOGIC | SW1 AND SW2 | SW3 AND SW4 |
| :---: | :---: | :---: |
| 0 | OFF | ON |
| 1 | ON | OFF |



FIGURE 2. RECOMMENDED OPERATING AREA IN GREY

## Pin Configuration

HS-303CEH
(14 LD FLATPACK) TOP VIEW


## Pin Descriptions

| PIN NUMBER | PIN NAME |  |
| :---: | :---: | :--- |
| 1 | NC | Not Electrically Connected |
| 2 | S3 | Analog Switch: Source connection |
| 3 | D3 | Analog Switch: Drain Connection |
| 4 | D1 | Analog Switch: Drain Connection |
| 5 | S1 | Analog Switch: Source connection |
| 6 | IN1 | Digital Control Input for SW1 and SW3 |
| 7 | G- | Ground |
| 9 | IN2 | Digital Control Input for SW2 and SW4 |
| 10 | D2 | Analog Switch: Source connection |
| 11 | D4 | Analog Switch: Drain Connection |
| 12 | S4 | Analog Switch: Drain Connection |
| 13 | V+ | Positive Power Supply |
| 14 |  |  |

## Ordering Information

| ORDER <br> NUMBER | PART <br> NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (Pb-free) |
| :--- | :--- | :--- | :--- | :--- |
| D9WG. \# |  |  |  |

NOTE: These Intersil Pb-free Hermetic packaged products employ 100\% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations.

| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage Between V+ and V-Terminals . . . . . . . . . . . . . . . . . . . . . . . . 35V |  |
| $\pm \mathrm{V}_{\text {SUPPLY }}$ to Ground ( $\mathrm{V}+$, V ) | $\pm 17.5 \mathrm{~V}$ |
| Analog Input Voltage |  |
| (+ $\mathrm{V}_{\mathrm{S}}$ ). | . $+\mathrm{V}_{\text {SUPPLY }}+1.5 \mathrm{~V}$ |
| $\left(-V_{S}\right) \ldots$. | - $\mathrm{V}_{\text {SUPPLY }}-1.5 \mathrm{~V}$ |
| Digital Input Voltage |  |
| $\left(+V_{\text {A }}\right)$. | . $+\mathrm{V}_{\text {SUPPLY }}+4 \mathrm{~V}$ |
| $\left(-V_{\text {A }}\right) \ldots$. | . .-VSUPPLY -4V |
| Peak Current (S or D) |  |
| (Pulse at 1ms, 10\% Duty Cycle Max) | 40 mA |
| Ontinuous Current |  |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\text {JC }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| Flatpack Package (Notes 1, 2) | 105 | 17 |
| Package Power Dissipation at $125^{\circ} \mathrm{C}$ |  |  |
| Flatpack Package |  | $0.48 \mathrm{~W} /{ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10s) |  | $.300^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) |  | $+175^{\circ} \mathrm{C}$ |
| Storage Temperature Range. |  | ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile . . . . . . . . . . . http://www.intersil.com/pbfree/P | ow.asp | see link below |

## Recommended Operating Conditions

Operating Temperature Range . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Operating Supply Voltage Range ( $\pm \mathrm{V}_{\text {SUPPLY }}$ ) . . . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~V}$
Analog Input Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm \mathrm{V}_{\text {SUPPLY }}$
Logic Low Level ( $\mathrm{V}_{\mathrm{AL}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 OV to 0.8V
Logic High Level ( $\mathrm{V}_{\mathrm{AH}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.0V to $+\mathrm{V}_{\text {SUPPLY }}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief $\underline{\text { TB379 for details. }}$
2. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the package underside.

Electrical Specifications $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}$ unless otherwise specified. Boldface limits apply across the operating temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 5) | TYP | MAX <br> (Note 5) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{+} \mathrm{DS}(\mathrm{ON})$ | "Switch On" Resistance | $\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |  | 35 | 75 | $\Omega$ |
| ${ }^{-r} \mathrm{DS}(\mathrm{ON})$ | "Switch On" Resistance | $\mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA}$ |  | 35 | 75 | $\Omega$ |
| ${ }^{+} \mathrm{l}_{\text {(OFF) }}$ | Leakage Current into Source of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -150 | 0.05 | 150 | nA |
|  |  | $\mathrm{V}_{S}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-15 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| ${ }^{-I}$ S(OFF) | Leakage Current into Source of an "OFF" Switch | $\mathrm{V}_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | -150 | 0.5 | 150 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+15 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| ${ }^{+} \mathrm{l}_{\mathrm{D}(\mathrm{OFF})}$ | Leakage Current into Drain of an "OFF" Switch | $\mathrm{V}_{S}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -150 | 0.05 | 150 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-15 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| ${ }^{-1} \mathrm{D}(\mathrm{OFF})$ | Leakage Current into Drain of an "OFF" Switch | $V_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | -150 | 0.5 | 150 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+15 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| $+^{\mathrm{D}_{(0 N)}}$ | Leakage Current from an "ON" Driver into the Switch (Drain and Source) | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | -100 | -0.1 | 100 | nA |
| ${ }^{-1} \mathrm{D}(\mathrm{ON})$ | Leakage Current from an "ON" Driver into the Switch (Drain and Source) | $V_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -100 | 0.01 | 100 | nA |
| $\mathrm{I}_{\text {AL }}$ | Low Level Input Address Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | -1000 | 0.03 | 1000 | nA |
| $\mathrm{I}_{\text {AH }}$ | High Level Input Address Current | All Channels $\mathrm{V}_{\mathrm{A}}=4.0 \mathrm{~V}$ | -1000 | 0.03 | 1000 | nA |
| I+ | Positive Supply Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ |  | 45 | 150 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{A} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A} 2}=4 \mathrm{~V} \\ & \mathrm{v}_{\mathrm{A} 1}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A} 2}=0 \mathrm{~V} \end{aligned}$ |  | 0.15 | 0.6 | mA |
| I- | Negative Supply Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ |  | -0.1 | -100 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{A} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A} 2}=4 \mathrm{~V} \\ & \mathrm{v}_{\mathrm{A} 1}=4 \mathrm{~V}, \mathrm{v}_{\mathrm{A} 2}=0 \mathrm{~V} \end{aligned}$ |  | -0.1 | -100 | $\mu \mathrm{A}$ |
| CIS(OFF) | Switch Input Capacitance | From Source to GND (Notes 3, 4) |  |  | 28 | pF |
| CC1 | Driver Input Capacitance | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}($ Notes 3, 4) |  |  | 10 | pF |

Electrical Specifications $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}$ unless otherwise specified. Boldface limits apply across the operating temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 5) | TYP | MAX <br> (Note 5) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC2 | Driver Input Capacitance | $\mathrm{V}_{\mathrm{A}}=15 \mathrm{~V}($ Notes 3, 4) |  |  | 10 | pF |
| COS | Switch Output | Measured Drain to GND (Notes 3, 4) |  |  | 28 | pF |
| $\mathrm{V}_{\text {ISO }}$ | Off Isolation | $\mathrm{V}_{\mathrm{GEN}}=1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \mathrm{f}=1 \mathrm{MHz}($ Notes 3, 4) | 40 |  |  | dB |
| $\mathrm{V}_{\mathrm{CR}}$ | Cross Talk | $\mathrm{V}_{\mathrm{GEN}}=1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \mathrm{f}=1 \mathrm{MHz}($ Notes 3, 4) | 40 |  |  | dB |
| $\mathrm{V}_{\text {CTE }}$ | Charge Transfer Error | $\mathrm{V}_{\mathrm{S}}=\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=0.01 \mu \mathrm{~F}($ Notes 3, 4) |  |  | 15 | mV |
| tOPEN | Break-Before-Make Time Delay | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ | 10 | 50 | 300 | ns |
| $\mathrm{t}_{\mathrm{ON}}$ | Switch Turn "ON" Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ |  | 250 | 500 | ns |
| $\mathrm{t}_{\text {OFF }}$ | Switch Turn "OFF" Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ |  | 200 | 450 | ns |

NOTES:
3. Limits established by characterization and are not production tested.
4. $\mathrm{VAL}=0 \mathrm{~V}$ and $\mathrm{VAH}=4 \mathrm{~V}$.
5. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Post Radiation Characteristics $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}$ unless otherwise specified. This data is typical test data post radiation exposure at a rate of 50 to $300 \mathrm{rad}(\mathrm{Si}) / \mathrm{s}$. This data is intended to show typical parameter shifts due to total ionizing dose (high dose radiation) $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | Ok | 100k | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{+r_{\text {DS }}(\mathrm{ON})}$ | "Switch On" Resistance | $\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ | 34 | 35 | $\Omega$ |
| ${ }^{-r}{ }^{\text {d }}$ (ON) | "Switch On" Resistance | $\mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA}$ | 28 | 29 | $\Omega$ |
| ${ }^{+} \mathrm{IS}_{\text {(OFF) }}$ | Leakage Current into Source of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -0.20 | -0.31 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-15 \mathrm{~V}$ | -0.003 | -0.47 | $\mu \mathrm{A}$ |
| ${ }^{-1}$ S(OFF) | Leakage Current into Source of an "OFF" Switch | $\mathrm{V}_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | 0.30 | 0.84 | nA |
|  |  | $\mathrm{V}_{S}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+15 \mathrm{~V}$ | 0.001 | 0.02 | $\mu \mathrm{A}$ |
| $+^{\text {d }}$ (OFF) | Leakage Current into Drain of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -1.20 | -0.90 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-15 \mathrm{~V}$ | -0.001 | -0.001 | $\mu \mathrm{A}$ |
| ${ }^{-1}($ (OFF ) | Leakage Current into Drain of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | 0.31 | 0.90 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+15 \mathrm{~V}$ | 0.0003 | 0.001 | $\mu \mathrm{A}$ |
| ${ }^{+} \mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | Leakage Current from an "ON" Driver into the Switch (Drain and Source) | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | -0.2 | -0.55 | nA |
| ${ }^{-1}(\mathrm{ON})$ | Leakage Current from an "ON" Driver into the Switch (Drain and Source) | $V_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | 0.15 | 0.28 | nA |
| $\mathrm{I}_{\mathrm{AL}}$ | Low Level Input Address Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | 0.35 | 0.25 | nA |
| $\mathrm{I}_{\text {AH }}$ | High Level Input Address Current | All Channels $\mathrm{V}_{\mathrm{A}}=4.0 \mathrm{~V}$ | 1.98 | 1.47 | nA |
| I+ | Positive Supply Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | 55 | 53 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{A} 1}=0 \mathrm{v}, \mathrm{v}_{\mathrm{A} 2}=4 \mathrm{v} \\ & \mathrm{~V}_{\mathrm{A} 1}=4 \mathrm{v}, \mathrm{v}_{\mathrm{A} 2}=0 \mathrm{~V} \end{aligned}$ | 167.2 | 113.7 | $\mu \mathrm{A}$ |
| - | Negative Supply Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | -0.01 | -0.01 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{A} 1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A} 2}=4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A} 1}=4 \mathrm{~V}, \mathrm{v}_{\mathrm{A} 2}=0 \mathrm{~V} \end{aligned}$ | -0.01 | -0.02 | $\mu \mathrm{A}$ |
| topen | Break-Before-Make Time Delay | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ | 42 | 47 | ns |
| $\mathrm{t}_{\mathrm{ON}}$ | Switch Turn "ON" Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\text {AH }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ | 224 | 213 | ns |
| $\mathrm{t}_{\text {OFF }}$ | Switch Turn "OFF" Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ | 192 | 173 | ns |

Post Radiation Characteristics $v_{\text {SUPPLY }}= \pm 15 \mathrm{~V}$ unless otherwise specified. This data is typical test data post radiation exposure at a rate of $<10 \mathrm{mrad}(\mathrm{Si}) / \mathrm{s}$. This data is intended to show typical parameter shifts due to total ionizing dose (low dose radiation). $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | Ok | 25k | 50k | 75k | 100k | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{+r_{\text {DS }}(\mathrm{ON})}$ | "Switch On" Resistance | $\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ | 33.57 | 34.39 | 34.37 | 34.75 | 34.65 | $\Omega$ |
| ${ }^{-r} \mathrm{DS}(\mathrm{ON})$ | "Switch On" Resistance | $\mathrm{V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA}$ | 27.56 | 28.37 | 28.48 | 28.92 | 28.77 | $\Omega$ |
| ${ }^{+} \mathrm{I}_{\text {S(OFF) }}$ | Leakage Current into Source of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -0.30 | -0.26 | -0.36 | -0.55 | -0.47 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-15 \mathrm{~V}$ | -0.006 | -0.002 | -0.002 | -0.003 | -0.002 | $\mu \mathrm{A}$ |
| ${ }^{-1}$ S(OFF) | Leakage Current into Source of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | 0.32 | 0.45 | 0.75 | 1.05 | 0.94 | nA |
|  |  | $\mathrm{V}_{S}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+15 \mathrm{~V}$ | 0.004 | 0.003 | 0.003 | 0.003 | 0.002 | $\mu \mathrm{A}$ |
| $+^{\text {d (OFF) }}$ | Leakage Current into Drain of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -0.36 | -0.22 | -0.25 | -0.46 | -0.40 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-15 \mathrm{~V}$ | -0.001 | -0.001 | -0.001 | -0.001 | -0.002 | $\mu \mathrm{A}$ |
| ${ }^{-1}$ D(OFF) | Leakage Current into Drain of an "OFF" Switch | $\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | 0.34 | 0.43 | 0.69 | 1.02 | 0.92 | nA |
|  |  | $\mathrm{V}_{S}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+15 \mathrm{~V}$ | 0.0004 | 0.0008 | 0.0011 | 0.0014 | 0.0018 | $\mu \mathrm{A}$ |
| ${ }^{+1} \mathrm{D}_{\text {(ON })}$ | Leakage Current from an "ON" Driver into the Switch (Drain and Source) | $\mathrm{V}_{\mathrm{S}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=+14 \mathrm{~V}$ | -0.25 | -0.26 | -0.36 | -0.55 | -0.65 | nA |
| ${ }^{-1}(\mathrm{ON})$ | Leakage Current from an "ON" Driver into the Switch (Drain and Source) | $V_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | 0.17 | 0.15 | 0.26 | 0.45 | 0.40 | nA |
| $\mathrm{I}_{\text {AL }}$ | Low Level Input Address Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | 0.19 | 0.30 | 0.23 | 0.71 | 0.48 | nA |
| $\mathrm{I}_{\text {AH }}$ | High Level Input Address Current | All Channels $\mathrm{V}_{\mathrm{A}}=4.0 \mathrm{~V}$ | 1.72 | 0.87 | 0.83 | 0.28 | 1.31 | nA |
| $1+$ | Positive Supply Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | 54 | 51 | 50 | 49 | 50 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{A} 1}=0 \mathrm{v}, \mathrm{v}_{\mathrm{A} 2}=4 \mathrm{~V} \\ & \mathrm{v}_{\mathrm{A} 1}=4 \mathrm{v}, \mathrm{v}_{\mathrm{A} 2}=0 \mathrm{~V} \end{aligned}$ | 185 | 146 | 129 | 116 | 106 | $\mu \mathrm{A}$ |
| I- | Negative Supply Current | All Channels $\mathrm{V}_{\mathrm{A}}=0.8 \mathrm{~V}$ | -0.011 | -0.015 | -0.011 | -0.019 | -0.022 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{A} 1}=0 \mathrm{~V}, \mathrm{v}_{\mathrm{A} 2}=4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A} 1}=4 \mathrm{~V}, \mathrm{v}_{\mathrm{A} 2}=0 \mathrm{~V} \end{aligned}$ | -0.013 | -0.016 | -0.017 | -0.019 | -0.014 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {OPEN }}$ | Break-Before-Make Time Delay | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ | 42.58 | 50.84 | 55.63 | 56.74 | 58.06 | ns |
| $\mathrm{t}_{\mathrm{ON}}$ | Switch Turn "ON" Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\text {AH }}=4 \mathrm{~V}, \mathrm{~V}_{\text {AL }}=0 \mathrm{~V}$ | 221.03 | 229.24 | 240.85 | 249.79 | 256.37 | ns |
| $\mathrm{t}_{\text {OFF }}$ | Switch Turn "OFF" Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=0 \mathrm{~V}$ | 188.62 | 184.65 | 182.27 | 184.06 | 182.45 | ns |



FIGURE 3. SWITCHING TEST CIRCUIT


FIGURE 5. BREAK-BEFORE-MAKE TEST CIRCUIT


FIGURE 4. SWITCHING TEST CIRCUIT WAVEFORM


FIGURE 6. BREAK-BEFORE-MAKE TEST CIRCUIT WAVEFORMS

## Die Characteristics

## DIE DIMENSIONS:

$2815 \mu \mathrm{~m} \times 5325 \mu \mathrm{~m}$ ( 106 mils $\times 205 \mathrm{mils}$ )
Thickness: $483 \mu \mathrm{~m} \pm 25.4 \mu \mathrm{~m}$ ( $19 \mathrm{mils} \pm 1 \mathrm{mil}$ )

## INTERFACE MATERIALS:

## Glassivation:

Type: PSG (Phosphorous Silicon Glass)
Thickness: $8.0 \mathrm{kÅ} \pm 1.0 \mathrm{k} \AA$
Top Metallization:
Type: AISiCu
Thickness: $16.0 \mathrm{kÅ} \pm 2 \mathrm{k} \AA$

## Substrate:

Radiation Hardened Silicon Gate, Dielectric Isolation
Metallization Mask Layout

Backside Finish:
Silicon

## ASSEMBLY RELATED INFORMATION:

## Substrate Potential:

Unbiased (DI)

## ADDITIONAL INFORMATION:

Worst Case Current Density:
$<2.0 \times 10^{5} \mathrm{~A} / \mathrm{cm}^{2}$
Transistor Count:
216
Package Lid Potential:
Floating


## Layout Characteristics

Step and Repeat: $2815 \mu \mathrm{~m} \times 5325 \mu \mathrm{~m}$
TABLE 2. LAYOUT X-Y COORDINATES

| PAD NAME | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ | $\mathrm{DX}(\mu \mathrm{m})$ | $\mathrm{DY}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: |
| S3 | 0 | 4672.5 | 109 | 109 |
| D3 | -4.5 | 3861 | 109 | 109 |
| D1 | -4.5 | 1314 | 109 | 109 |
| S1 | 0 | 617.5 | 109 | 109 |
| IN1 | 0 | 0 | 109 | 109 |
| GND | 878 | 0 | 109 | 109 |
| VEE | 1246 | 0 | 109 | 109 |
| IN2 | 2124 | 0 | 109 | 109 |
| S2 | 2124 | 617.5 | 109 | 109 |
| D2 | 2128.5 | 1314 | 109 | 109 |
| D4 | 2128.5 | 3861 | 109 | 109 |
| S4 | 2124 | 4672 | 109 | 109 |
| VCC | 1062 | 4675 | 109 | 109 |

NOTE: "Origin" as labeled in the Metallization Mask layout is the centroid of the pad labeled "IN1". without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| April 5, 2013 | FN8399.1 | Title on page 1 changed CMOS to BiCMOS <br> Continuous Current in "Absolute Maximum Ratings" on page 3 changed from 30 mA to 10 mA "Post Radiation Characteristics" on page 4 changed unit in positive supply current from mA to $\mu \mathrm{A}$. |
| March 26, 2013 |  | Updated throughout 300krad to 100krad. <br> Updated Ordering Information on page 2 <br> Updated Electrical Spec Table MIN and MAX values for Leakage Current in Source and Drain for $\pm 15 \mathrm{~V}$ from <br> $\pm 5$ to $\pm 20$ <br> Updated in Post Radiation Characteristics Typical values on page 4 for Positive Supply Current for VA1, VA2 <br> from 107.1 to 113.7 and Negative Supply Current for VA1, VA2 from -0.01 to -0.02 <br> Added 100k column to Post Radiation Characteristics table on page 5 <br> Removed negative symbol under 75 k column IAL, IAH from $0.71,0.28$ and added negative symbol in 1 - to 0.019 in VA1, VA2 <br> Removed the words exposed pad from Tjc note. <br> Updated numbers in Table 2 in $\mathrm{X}(\mu \mathrm{m})$ column. <br> Added Note to Table 2. |
| December 21, 2012 | FN8399.0 | Initial Release |

## About Intersil

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the fastest growing markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil or to find out how to become a member of our winning team, visit our website and career page at www.intersil.com.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective product information page. Also, please check the product information page to ensure that you have the most updated datasheet: HS-303CEH

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff
Reliability reports are available from our website at: http://rel.intersil.com/reports/search.php

## Ceramic Metal Seal Flatpack Packages (Flatpack)



NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension $k$ do not apply.
3. This dimension allows for off-center lid, meniscus, and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. $N$ is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension $Q$ shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch ( 0.038 mm ) maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M-1982.
10. Controlling dimension: INCH.

K14.A MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B) 14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |
| A | 0.045 | 0.115 | 1.14 | 2.92 | - |  |  |  |  |  |
| b | 0.015 | 0.022 | 0.38 | 0.56 | - |  |  |  |  |  |
| b1 | 0.015 | 0.019 | 0.38 | 0.48 | - |  |  |  |  |  |
| c | 0.004 | 0.009 | 0.10 | 0.23 | - |  |  |  |  |  |
| c1 | 0.004 | 0.006 | 0.10 | 0.15 | - |  |  |  |  |  |
| D | - | 0.390 | - | 9.91 | 3 |  |  |  |  |  |
| E | 0.235 | 0.260 | 5.97 | 6.60 | - |  |  |  |  |  |
| E1 | - | 0.290 | - | 7.11 | 3 |  |  |  |  |  |
| E2 | 0.125 | - | 3.18 | - | - |  |  |  |  |  |
| E3 | 0.030 | - | 0.76 | - | 7 |  |  |  |  |  |
| e | 0.050 | BSC |  | 1.27 | BSC |  |  |  |  |  |
| k | 0.008 | 0.015 | 0.20 | 0.38 | - |  |  |  |  |  |
| L | 0.270 | 0.370 | 6.86 | 9.40 | - |  |  |  |  |  |
| Q | 0.026 | 0.045 | 0.66 | 1.14 | 8 |  |  |  |  |  |
| S1 | 0.005 | - | 0.13 | - | 6 |  |  |  |  |  |
| M | - | 0.0015 | - | 0.04 | - |  |  |  |  |  |
| N | 14 |  |  |  |  |  |  |  | 14 | - |

Rev. 0 5/18/94

